

P455- A01 DT SKU7 Boar d

P455-A01, G71-GT2, 512MB 16Mx32 GDDR3 (700Mhz),
DMI -I -DL, DMI -I -DL, HDTV w/ HDCP

Table of Contents:

| | |
|----------|--|
| Page 1: | Overview |
| Page 2: | PCI Express 1.0 |
| Page 3: | MEMORY: GPU Partition A/B |
| Page 4: | MEMORY: GPU Partition C/D |
| Page 5: | FBA Partition |
| Page 6: | FBB Partition |
| Page 7: | FBC Partition |
| Page 8: | FBD Partition |
| Page 9: | FrameBuffer Net Properties |
| Page 10: | DACA Interface |
| Page 11: | DACC Interface |
| Page 12: | IFP A/B and C/D Interface |
| Page 13: | DACB and Stereo Interface |
| Page 14: | Video Capture (Philips SAA7115) |
| Page 15: | Multi-use I/Q(M/O) Interface |
| Page 16: | GPIQ, I2C, ROM, HDM, and XTAL |
| Page 17: | Strapping Configuration |
| Page 18: | Power/GND and Decoupling |
| Page 19: | Power Supply I: A2V5, DDC5V, SAA7115, TMD5 Supplies |
| Page 20: | Power Supply II: PEX Input Filters, External 12V Power, NVDD VID Control |
| Page 21: | Power Supply III: FBVDDQ and PEX1V2 |
| Page 22: | Power Supply IV: NVDD |
| Page 23: | Thermal Diode, Fan Control |
| Page 24: | Mechanical: Bracket/Thermal Solution |

REVISION HISTORY:

X1 RevA: Initial Release

| SKU | VARIANT | NVPN | ASSEMBLY |
|-----|-------------|--------------------|--|
| B | BASE | 600-10455-ba6a-100 | P455 - BASE LEVEL GENERAL SCHEMATIC ONLY, COMMON & NO STUFF ASSEMBLY NOTES AND BOM NOT FINAL |
| 1 | SKU0000 | 600-10455-0000100 | G71GT2 - 256MB8Mx32 GDDR3, DVI-I -DL + DVI-I -DL + HDTV, 450/700 MHz |
| 2 | SKU0001 | 600-10455-0001100 | G71GT2 - 256MB8Mx32 GDDR3, DVI-I -DL + DVI-I -DL + HDTV, 450/700 MHz for Dell HNA |
| 3 | SKU0050 | 600-50455-0500100 | G71GLU - 256MB8Mx32 GDDR3, DVI-I -DL + DVI-I -DL + STEREO, 450/700 MHz |
| 4 | SKU0001 | 600-50455-0501100 | G71GLU - 256MB8Mx32 GDDR3, DVI-I -DL + DVI-I -DL + HDTV, 375/650 MHz |
| 5 | SKU0006 | 600-10455-0006100 | G71GT2 - 256MB8Mx32 GDDR3, DVI-I -DL + DVI-I -DL + HDTV, 550/700 MHz |
| 6 | SKU0007 | 600-10455-0007100 | G71GT2-H 512MB 16Mx32 GDDR3, DVI-I -DL + DVI-I -DL + HDTV, w/HDCP 550/700 MHz |
| 7 | <UNDEFINED> | <UNDEFINED> | <UNDEFINED> |
| 8 | <UNDEFINED> | <UNDEFINED> | <UNDEFINED> |
| 9 | <UNDEFINED> | <UNDEFINED> | <UNDEFINED> |
| 10 | <UNDEFINED> | <UNDEFINED> | <UNDEFINED> |
| 11 | <UNDEFINED> | <UNDEFINED> | <UNDEFINED> |
| 12 | <UNDEFINED> | <UNDEFINED> | <UNDEFINED> |
| 13 | <UNDEFINED> | <UNDEFINED> | <UNDEFINED> |
| 14 | <UNDEFINED> | <UNDEFINED> | <UNDEFINED> |
| 15 | <UNDEFINED> | <UNDEFINED> | <UNDEFINED> |

ASSEMBLY
PAGE DETAIL
G71GT2-H 512MB 16Mx32 GDDR3, DVI-I -DL + DVI-I -DL + HDTV, w/HDCP 550/700 MHz
Overview





ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OF OR DEVIATIONS FROM INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE, WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION


2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050 USA


NV PN 600-10455-0007-100 A

LD design
NAME LFarasati
PAGE 1 OF 24
DATE 30 JUN 2006



| | | |
|---|---|---|
| NO DI A CORPORATI ON 2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050 USA UN PN 600-10455-0007-100 A | |  |
| ID design NAME LFarasati | PKGE 2 OF 24 DATE 30-JUN2006 | |





















Decoupling for FBD 0..31



NET RULES for FrameBuffer A/B

| | | NET | NV_CRT1 CAL | NV_I MEDANCE | DI FF IN R |
|---|---|---------------|-------------|--------------|------------|
| 5 | 3 | FBA CLK0 | 1 | BOOKEE | FBA CLK0 |
| 5 | 3 | OUT | 1 | BOOKEE | FBA CLK0 |
| 5 | 3 | FBA CLK0 TERM | 1 | BOOKEE | |
| 5 | 3 | OUT | 1 | BOOKEE | |
| 5 | 3 | FBA CLK1 | 1 | BOOKEE | FBA CLK1 |
| 5 | 3 | OUT | 1 | BOOKEE | FBA CLK1 |
| 5 | 3 | FBA CLK1 TERM | 1 | BOOKEE | |
| 5 | 3 | OUT | 1 | BOOKEE | |

| | | | | | | |
|---|---|-----|-------------|---|---|------|
| 5 | 3 | QUT | FRACMD[6] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[6] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[7] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[8] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[9] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[10] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[11] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[12] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[13] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[14] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[15] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[16] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[17] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[18] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[19] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[20] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[21] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[22] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[23] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[24] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[25] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[26] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[27] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[28] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[29] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[30] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[31] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[32] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[33] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[34] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[35] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[36] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[37] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[38] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[39] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[40] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[41] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[42] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[43] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[44] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[45] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[46] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[47] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[48] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[49] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[50] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[51] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[52] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[53] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[54] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[55] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[56] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[57] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[58] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[59] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[60] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[61] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[62] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[63] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[64] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[65] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[66] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[67] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[68] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[69] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[70] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[71] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[72] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[73] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[74] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[75] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[76] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[77] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[78] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[79] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[80] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[81] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[82] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[83] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[84] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[85] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[86] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[87] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[88] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[89] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[90] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[91] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[92] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[93] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[94] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[95] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[96] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[97] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[98] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[99] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[100] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[101] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[102] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[103] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[104] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[105] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[106] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[107] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[108] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[109] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[110] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[111] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[112] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[113] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[114] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[115] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[116] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[117] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[118] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[119] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[120] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[121] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[122] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[123] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[124] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[125] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[126] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[127] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[128] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[129] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[130] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[131] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[132] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[133] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[134] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[135] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[136] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[137] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[138] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[139] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[140] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[141] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[142] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[143] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[144] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[145] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[146] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[147] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[148] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[149] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[150] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[151] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[152] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[153] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[154] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[155] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[156] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[157] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[158] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[159] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[160] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[161] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[162] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[163] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[164] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[165] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[166] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[167] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[168] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[169] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[170] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[171] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[172] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[173] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[174] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[175] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[176] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[177] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[178] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[179] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[180] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[181] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[182] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[183] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[184] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[185] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[186] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[187] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[188] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[189] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[190] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[191] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[192] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[193] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[194] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[195] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[196] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[197] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[198] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[199] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[200] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[201] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[202] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[203] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[204] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[205] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[206] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[207] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[208] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[209] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[210] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[211] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[212] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[213] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[214] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[215] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[216] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[217] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[218] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[219] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[220] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[221] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[222] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[223] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[224] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[225] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[226] | 0 | 1 | 500M |
| 3 | 3 | QUT | FRADQS[227] | 0 | 1 | 500 |

| | | NET | NV_CRTI CAL | NV_I MPEDANCE | DIFFPAIR |
|-----|---|---|-------------|---------------|----------|
| 6 A | 3 |  FBR_CLK0 | 1 | ROCKET | FBR_CLK0 |
| 6 A | 3 |  FBR_CLK0* | 1 | ROCKET | FBR_CLK0 |
| 6 A | 3 |  FBR_CLK0_TERM | 1 | 400M | |
| 6 A | 3 |  FBR_CLK1 | 1 | ROCKET | FBR_CLK1 |
| 6 A | 3 |  FBR_CLK1* | 1 | ROCKET | FBR_CLK1 |
| 6 A | 3 |  FBR_CLK1_TERM | 1 | 400M | |

| Address | Instruction | Op | PC | Next PC |
|---------|-------------|----------|----|---------|
| 6 | OUT | FBBC0006 | 0 | 5000H |
| 7 | OUT | FBD00600 | 0 | 5000H |
| 8 | IN | FBD00600 | 0 | 5000H |
| 9 | IN | FBD00600 | 0 | 5000H |
| 10 | OUT | FBD00607 | 0 | 5000H |
| 11 | IN | FBD00603 | 0 | 5000H |

| | NET | NV_CRTI CAL | NV_I IMPEDANCE | DIFFPAIR |
|-----|-----|----------------|----------------|----------|
| 3<4 | BI | FBKCAL_1D_VDDO | 1 | 5004H |
| 3<4 | BI | FBKCAL_1D_GND | 1 | 5004H |
| 3<4 | BI | FBKCAL_1D_VDDO | 1 | 5004H |
| 3<4 | BI | FBKCAL_1D_GND | 1 | 5004H |
| 3<4 | BI | FBKCAL_1D_VDDO | 1 | 5004H |
| 3<4 | BI | FBKCAL_1D_GND | 1 | 5004H |
| 3<4 | BI | FBKCAL_1D_VDDO | 1 | 5004H |
| 3<4 | BI | FBKCAL_1D_GND | 1 | 5004H |
| 3<4 | BI | FBKCAL_1D_VDDO | 1 | 5004H |
| 3<4 | BI | FBKCAL_1D_GND | 1 | 5004H |

| | NET | VOLTAGE | MAX CURRENT | MIN WIDTH |
|-----|-------------|---------|-------------|-----------|
| 3-0 | FBAR_PLINDO | 1.2V | 0.01A | 12MIL |
| 3-0 | FBAR_PLINDO | 1.2V | 0.12A | 12MIL |
| 3-0 | FBA_VREF0 | 1.26V | 0.02A | 12MIL |
| 3-0 | FBA_VREF1 | 1.26V | 0.02A | 12MIL |
| 3-0 | FBA_VREF2 | 1.26V | 0.02A | 12MIL |
| 3-0 | FBA_VREF3 | 1.26V | 0.02A | 12MIL |
| 5-0 | FBA_Z00 | 1.26V | 0.02A | 12MIL |
| 5-0 | FBA_Z01 | 1.26V | 0.02A | 12MIL |
| 5-0 | FBA_VDD0A | 1.8V | 0.02A | 12MIL |
| 5-0 | FBA_VDD0B | 1.8V | 0.02A | 12MIL |
| 5-0 | FBA_VDD0C | 1.8V | 0.02A | 12MIL |
| 5-0 | FBA_VDD0D | 1.8V | 0.02A | 12MIL |

| Genotype | Gene | 1.26v | 0.02v | 1.2Mv |
|----------|-----------|-------|-------|-------|
| 6v | FBB_VREF0 | 1.26v | 0.02v | 1.2Mv |
| 6v | FBB_VREF1 | 1.26v | 0.02v | 1.2Mv |
| 6v | FBB_VREF2 | 1.26v | 0.02v | 1.2Mv |
| 6v | FBB_VREF3 | 1.26v | 0.02v | 1.2Mv |
| 6v | FBB_Z00 | 1.26v | 0.02v | 1.2Mv |
| 6v | FBB_Z01 | 1.26v | 0.02v | 1.2Mv |
| 6v | FBB_VCO00 | 1.8v | 0.02v | 1.5Mv |
| 6v | FBB_VCO01 | 1.8v | 0.02v | 1.5Mv |
| 6v | FBB_VCO02 | 1.8v | 0.02v | 1.2Mv |
| 6v | FBB_VCO03 | 1.8v | 0.02v | 1.2Mv |
| 3v | FBB_VREF1 | 1.26v | 0.02v | 1.2Mv |
| 3v | FBB_VREF2 | 1.26v | 0.02v | 1.2Mv |

NET RULES for FrameBuffer C/D

| | NET | NV_CRI TI GAL | NV_I IREDANCE | DI FFPAI R |
|-------|---------------|---------------|---------------|------------|
| 7< 4> | FBC_CLK0 | 1 | BSQOUT | FBC_CLK0 |
| 7< 4> | FBC_CLK0 | 1 | BSQOUT | FBC_CLK0 |
| 7> 4> | FBC_CLK0_TERM | 1 | BSQIN | |
| 7> 4> | | | | |
| 7< 4> | FBC_CLK1 | 1 | BSQOUT | FBC_CLK1 |
| 7< 4> | FBC_CLK1* | 1 | BSQOUT | FBC_CLK1 |
| 7> 4> | FBC_CLK1_TERM | 1 | BSQIN | |
| 7> 4> | | | | |

| | | | | | |
|----|----|-----|----------------|---|------|
| 7< | 4> | OUT | EBC CND 26 0> | 1 | 500M |
| 7< | 4> | IN | FBCDQ6 MP 2 0> | 1 | 500M |
| 7< | 4> | IN | FBCDQ8 BN 2 0> | 1 | 500M |
| 7< | 4> | OUT | EBCDQ6 M7 0> | 1 | 500M |
| 7< | 4> | SI | FBCD 43 0> | 1 | 500M |



| | | NET | NV_CRT1 CAL | NV_I REDDANCE | DI FFPAR R | |
|---|---|-----|----------------|---------------|------------|-----------|
| B | 4 | OUT | FBD_C1_K0 | 1 | ROCKE | FBD_C1_K0 |
| B | 4 | OUT | FBD_C1_K0 | 1 | ROCKE | FBD_C1_K0 |
| B | 8 | OUT | FBD_C1_K0_TERM | 1 | ROCKE | |
| B | 4 | OUT | FBD_C1_K1 | 1 | ROCKE | FBD_C1_K1 |
| B | 4 | OUT | FBD_C1_K1* | 1 | ROCKE | FBD_C1_K1 |
| B | 8 | OUT | FBD_C1_K1_TERM | 1 | ROCKE | |

| Signal | Direction | Component | Value | Address |
|--------|-----------|-----------------|-------|---------|
| 8< 4> | OUT | FB0_CMD_06_0> | 1 | 500H |
| 8< 4> | OUT | FB0D06_10<7_0> | 1 | 500H |
| 8< 4> | IN | FB0D06_CMD_7_0> | 1 | 500H |
| 8< 4> | OUT | FB0D06_7_0> | 1 | 500H |
| 8< 4> | OUT | FB0D_63_0> | 1 | 500H |

| NET | VOLTAGE | MAX. CURRENT | MIN. WIDTH |
|-----|---------|--------------|------------|
|-----|---------|--------------|------------|


| Device | Model | Power (W) | Efficiency (%) | Temp. (°C) |
|--------|------------|-----------|----------------|------------|
| 400 W | FBD-PL-V00 | 3.30 | 0.02A | 126H |
| 400 W | FBD-V001 | 3.30 | 0.02A | 126H |
| 250 W | FBD-V0E0 | 1.76V | 0.02A | 126H |
| 250 W | FBD-V0E1 | 1.76V | 0.02A | 126H |
| 250 W | FBD-V0E2 | 1.76V | 0.02A | 126H |
| 250 W | FBD-V0E4 | 1.76V | 0.02A | 134H |
| 250 W | FBD-Z00 | 1.76V | 0.02A | 126H |
| 250 W | FBD-Z01 | 1.76V | 0.02A | 126H |
| 250 W | FBD-V0D0 | 1.8V | 0.02A | 134H |
| 250 W | FBD-V0D1 | 1.8V | 0.02A | 134H |
| 250 W | FBD-V0D2 | 1.8V | 0.02A | 134H |
| 250 W | FBD-V0D3 | 1.8V | 0.02A | 134H |
| 250 W | FBD-V0E0 | 1.76V | 0.02A | 126H |
| 250 W | FBD-V0E1 | 1.76V | 0.02A | 126H |
| 250 W | FBD-V0E2 | 1.76V | 0.02A | 126H |
| 250 W | FBD-V0E4 | 1.76V | 0.02A | 126H |
| 250 W | FBD-Z00 | 1.76V | 0.02A | 126H |
| 250 W | FBD-Z01 | 1.76V | 0.02A | 126H |
| 250 W | FBD-V0D0 | 1.8V | 0.02A | 134H |
| 250 W | FBD-V0D1 | 1.8V | 0.02A | 134H |
| 250 W | FBD-V0D2 | 1.8V | 0.02A | 134H |
| 250 W | FBD-V0D3 | 1.8V | 0.02A | 134H |

Page10: DACA Interface



DACA NET RULES

| NET | NV_CRT1 | CAL | NV_I | IMPEDANCE | ECSet |
|----------------|---------|-----|------|-----------|--------------|
| DACA_RED | 1 | | 2028 | | DAC_RGR_C001 |
| DACA_GREEN | 1 | | 2028 | | DAC_RGR_C002 |
| DACA_BLUE | 1 | | 2028 | | DAC_RGR_C003 |
| DACA_RED_DM | 1 | | 2028 | | DAC_RGR_C004 |
| DACA_GREEN_DM | 1 | | 2028 | | DAC_RGR_C005 |
| DACA_BLUE_DM | 1 | | 2028 | | DAC_RGR_C006 |
| DACA_HSINC | 2 | | 3028 | | DAC_RGR_C007 |
| DACA_VREF | 2 | | 3028 | | DAC_RGR_C008 |
| DACA_HS_BUE | 2 | | 3028 | | DAC_RGR_C009 |
| DACA_VS_BUE | 2 | | 3028 | | DAC_RGR_C010 |
| DACA_HS_BUE_B | 2 | | 3028 | | DAC_RGR_C011 |
| DACA_VS_BUE_B | 2 | | 3028 | | DAC_RGR_C012 |
| DACA_HS_DM | 2 | | 3028 | | DAC_RGR_C013 |
| DACA_VS_DM | 2 | | 3028 | | DAC_RGR_C014 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C015 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C016 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C017 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C018 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C019 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C020 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C021 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C022 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C023 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C024 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C025 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C026 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C027 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C028 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C029 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C030 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C031 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C032 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C033 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C034 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C035 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C036 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C037 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C038 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C039 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C040 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C041 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C042 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C043 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C044 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C045 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C046 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C047 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C048 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C049 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C050 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C051 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C052 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C053 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C054 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C055 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C056 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C057 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C058 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C059 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C060 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C061 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C062 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C063 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C064 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C065 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C066 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C067 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C068 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C069 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C070 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C071 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C072 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C073 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C074 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C075 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C076 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C077 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C078 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C079 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C080 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C081 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C082 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C083 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C084 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C085 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C086 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C087 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C088 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C089 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C090 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C091 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C092 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C093 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C094 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C095 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C096 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C097 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C098 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C099 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C100 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C101 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C102 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C103 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C104 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C105 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C106 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C107 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C108 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C109 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C110 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C111 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C112 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C113 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C114 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C115 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C116 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C117 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C118 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C119 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C120 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C121 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C122 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C123 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C124 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C125 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C126 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C127 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C128 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C129 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C130 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C131 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C132 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C133 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C134 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C135 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C136 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C137 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C138 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C139 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C140 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C141 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C142 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C143 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C144 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C145 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C146 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C147 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C148 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C149 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C150 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C151 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C152 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C153 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C154 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C155 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C156 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C157 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C158 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C159 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C160 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C161 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C162 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C163 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C164 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C165 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C166 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C167 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C168 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C169 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C170 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C171 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C172 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C173 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C174 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C175 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C176 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C177 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C178 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C179 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C180 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C181 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C182 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C183 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C184 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C185 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C186 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C187 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C188 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C189 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C190 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C191 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C192 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C193 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C194 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C195 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C196 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C197 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C198 |
| DACA_HS_BUE_DM | 2 | | 3028 | | DAC_RGR_C199 |
| DACA_VS_BUE_DM | 2 | | 3028 | | DAC_RGR_C200 |



ASSEMBLY G73GT2-H 512MB 16M32 (D0R), DVI-I-DL + DVI-I-DL + HDV, w/HDV: 550/700 Mhz
PAGE DETAIL DACA Interface


ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OF ONE OR MORE OF THE INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE, WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN OR NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050 USA


NV PN 600-10455-0007-100 A

1.0 design 10 OF 24
NAME l.farasati DATE 30 JUN 2006



DACC NET RULES

| | | NET | | NV CRT1 CAL | NV J IMPEDANCE | ECSet |
|---------|----------|-----------------|---|-------------|----------------|-------|
| | <u>H</u> | DACC-BED | 1 | 32280 | DAC-BED-CRT1 | |
| | <u>N</u> | DACC-GREEN | 1 | 32280 | DAC-BED-CRT1 | |
| | <u>H</u> | DACC-BLUE | 1 | 32280 | DAC-BED-CRT1 | |
| 12 < 11 | <u>H</u> | DACC-BED-DVA | 1 | 32280 | DAC-BED-CRT1 | |
| 12 < 11 | <u>H</u> | DACC-GREEN-DVA | 1 | 32280 | DAC-BED-CRT1 | |
| 12 < 11 | <u>H</u> | DACC-BLUE-DVA | 1 | 32280 | DAC-BED-CRT1 | |
| | <u>H</u> | DACC-HSYNC | 2 | 32280 | | |
| | <u>N</u> | DACC-ZSOP | 2 | 32280 | | |
| | <u>H</u> | DACC-YS.B.F.2 | 2 | 32280 | | |
| | <u>N</u> | DACC-YS.B.F.2 | 2 | 32280 | | |
| | <u>H</u> | DACC-YS.B.F.3 | 2 | 32280 | | |
| | <u>N</u> | DACC-YS.B.F.3 | 2 | 32280 | | |
| 12 < 11 | <u>H</u> | DACC-YS-DVA | 2 | 32280 | | |
| 12 < 11 | <u>H</u> | DACC-YS-DVA | 2 | 32280 | | |
| | <u>H</u> | DACC-DC-SOL | | | | |
| | <u>N</u> | DACC-DC-SOL | | | | |
| | <u>H</u> | DACC-DC-SOL-B | | | | |
| | <u>N</u> | DACC-DC-SOL-B | | | | |
| 12 < 11 | <u>H</u> | DACC-DC-SOL-DVA | | | | |
| 12 < 11 | <u>H</u> | DACC-DC-SOL-DVA | | | | |
| | <u>H</u> | DACC-MISE | | | | |
| | <u>N</u> | DACC-DET | | | | |




ASSEMBLY G71GT2-H 512MB 16Mx32 DDR3, DVI-I -DL + DVI-I -DL + HDTV, w/HDCP. 550/ 700 MHz
PAGE DETAIL DAC/CI interface

NM DI A CORPORATI ON


2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050 USA

| | |
|-------|----------------------|
| NV_PN | 600-10455-0007-100 A |
|-------|----------------------|



| | | | |
|------|-----------|------|--------------|
| ID | design | PAGE | 11 OF 24 |
| NAME | LFarasati | DATE | 30-J UN-2006 |



Stereo 3D



| | VOLTAGE | MAX_CURRENT | MIN_WIDTH |
|-----|--------------------|-------------|-----------|
| IN1 | SV POLY STEREO | 0.0V | 16MMIL |
| IN2 | STEREO SV | 5.0V | 0.03A |
| IN3 | MDIN GRND STEREO2V | 0.0V | 16MMIL |
| IN4 | SV 1 INT CLK | 0.0V | 16MMIL |
| IN5 | SV 1 INT SELA | 0.0V | 16MMIL |
| IN6 | DATA1 18E6 | | 16MMIL |
| IN7 | DATA1 8E6 | | 16MMIL |
| IN8 | MDIN GRND | 0.0V | 16MMIL |



2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050 USA





NV PN 600-10455-0007-100 A

| | | | |
|----|--------|------|----|
| ID | design | PAGE | 13 |
|----|--------|------|----|

| | | | |
|------|------------|------|--------------|
| NAME | L.Farasati | DATE | 30-J UN-2006 |
|------|------------|------|--------------|

Page15: Multi-use IOMIO Interface

MIO Feature Connector



MIO NET RULES

NET NV_CRITICAL NV_1 MPEDANCE DIFFPAIR

| | | | |
|-----------|---|------|--|
| MIOA_VDDO | 2 | 500M | |
| MIOA_VREF | 2 | 500M | |
| MIOA_DE | 2 | 500M | |
| MIOA_HSYN | 2 | 500M | |
| MIOA_VSYN | 2 | 500M | |
| MIOA_CTL3 | 2 | 500M | |
| MIOB_VDDO | 2 | 500M | |
| MIOB_VREF | 2 | 500M | |
| MIOB_DE | 2 | 500M | |
| MIOB_HSYN | 2 | 500M | |
| MIOB_VSYN | 2 | 500M | |
| MIOB_CTL3 | 2 | 500M | |

| | | | |
|-----------|---------|-------------|-----------|
| NET | VOLTAGE | MAX_CURRENT | MIN_WIDTH |
| MIOA_VDDO | 3.3V | 0.80A | 128MIL |
| MIOA_VREF | 1.65V | 0.80A | 128MIL |
| MIOA_DE | 3.3V | 0.80A | 128MIL |
| MIOA_HSYN | 3.3V | 0.80A | 128MIL |
| MIOA_VSYN | 3.3V | 0.80A | 128MIL |
| MIOA_CTL3 | 3.3V | 0.80A | 128MIL |
| MIOB_VDDO | 3.3V | 0.80A | 128MIL |
| MIOB_VREF | 1.65V | 0.80A | 128MIL |
| MIOB_DE | 3.3V | 0.80A | 128MIL |
| MIOB_HSYN | 3.3V | 0.80A | 128MIL |
| MIOB_VSYN | 3.3V | 0.80A | 128MIL |
| MIOB_CTL3 | 3.3V | 0.80A | 128MIL |

ASSEMBLY G71G72-H 512MB 16M32 (DDR), DVI-I-DL + DVI-I-DL + HDV, w/HDQ, 550/700 Mhz

PAGE DETAIL Multi-use IOMIO Interface

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY), MATERIALS ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OF OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTY, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE, WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN OR NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.


NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050 USA


NV PN 600-10455-0007-100 A

1/1 design PAGE 15 OF 24
NAME l.farasati DATE 30 JUN 2006


GPI 0




PLL VDD/VI D PLL VDD



XTAL




12CC / 12CH (+ HDCP ROM)




ROM / MSC

(BUFRST/ STEREO/ SWAPRDY/ TESTMODE)



SPDIF INPUT FOR HDMI (OPTIONAL)


NO STUFF FOR G70



M SC NET RULES


[illegible]

Page17: Strapping Configuration




Page18: Power/GND and Decoupling





VDD33



FBVDDQ



NWDD



NV DI A CORPORATI ON


2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050 USA

NV PN 600-10455-0007-100 A


1/1 design 1/1 DATE 30-j UN2006

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER OR SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OF OR CONTRAVENTIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE, WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN OR NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE OR INDUSTRY STANDARDS.


F3V3 Supply




A2V5 Supply




5V and DDC5V Supply



SAA7115_VDD Supply



TMD5 I O VDD Backdrive Prevention




POWER NET RULES

| F3V3NETRULES | NET | VOLTAGE | MAX CURRENT | MIN WIDTH |
|--------------|--------------|---------|-------------|-----------|
| F3V3 | F3V3 | 3.3V | 2.5A | 100ML |
| 7115_VDD | 7115_VDD | 3.3V | 0.3A | 120ML |
| 7115_VDD_ADI | 7115_VDD_ADI | 3.3V | 0.3A | 120ML |
| 12V_IN_R | 12V_IN_R | 12V | 12A | 120ML |

| IFP_I_OVDDNETRULES | IFP_I_OVDD | VOLTAGE | MAX CURRENT | MIN WIDTH |
|--------------------|----------------|---------|-------------|-----------|
| IFP_I_OVDD | IFP_I_OVDD | 3.3V | 1.2A | 100ML |
| IFP_I_OVDD_FH | IFP_I_OVDD_FH | 3.3V | 1.2A | 100ML |
| IFP_I_OVDD_FH2 | IFP_I_OVDD_FH2 | 3.3V | 1.2A | 100ML |

| 5Vand DDC5VNETRULES | 5V | VOLTAGE | MAX CURRENT | MIN WIDTH |
|---------------------|-------|---------|-------------|-----------|
| 5V | 5V | 5.0V | 0.1A | 100ML |
| DDC5V | DDC5V | 5.0V | 0.1A | 100ML |

| A2V5NETRULES | A2V5 | VOLTAGE | MAX CURRENT | MIN WIDTH |
|--------------|------|---------|-------------|-----------|
| A2V5 | A2V5 | 2.5V | 1.0A | 100ML |


[illegible]

Pinout diagram for the ATmega328P microcontroller. The diagram shows the physical pins on the left, grouped by function: Power (VCC, GND), Analog (AIN, AREF, AGND), Digital (D, D+, D-), and Special Function (SPI, I2C, UART, etc.). Each pin is connected to a specific internal function, such as VCC to AVCC, GND to AGND, and pins 1-14 to the digital I/O port (PORTD).

| Pin | Function |
|-----|----------|
| 1 | VCC |
| 2 | GND |
| 3 | AIN |
| 4 | AREF |
| 5 | AGND |
| 6 | D |
| 7 | D |
| 8 | D |
| 9 | D |
| 10 | D |
| 11 | D |
| 12 | D |
| 13 | D |
| 14 | D |
| 15 | D |
| 16 | D |
| 17 | D |
| 18 | D |
| 19 | D |
| 20 | D |
| 21 | D |
| 22 | D |
| 23 | D |
| 24 | D |
| 25 | D |
| 26 | D |
| 27 | D |
| 28 | D |
| 29 | D |
| 30 | D |
| 31 | D |
| 32 | D |
| 33 | D |
| 34 | D |
| 35 | D |
| 36 | D |
| 37 | D |
| 38 | D |
| 39 | D |
| 40 | D |
| 41 | D |
| 42 | D |
| 43 | D |
| 44 | D |
| 45 | D |
| 46 | D |
| 47 | D |
| 48 | D |
| 49 | D |
| 50 | D |
| 51 | D |
| 52 | D |
| 53 | D |
| 54 | D |
| 55 | D |
| 56 | D |
| 57 | D |
| 58 | D |
| 59 | D |
| 60 | D |
| 61 | D |
| 62 | D |
| 63 | D |
| 64 | D |
| 65 | D |
| 66 | D |
| 67 | D |
| 68 | D |
| 69 | D |
| 70 | D |
| 71 | D |
| 72 | D |
| 73 | D |
| 74 | D |
| 75 | D |
| 76 | D |
| 77 | D |
| 78 | D |
| 79 | D |
| 80 | D |
| 81 | D |
| 82 | D |
| 83 | D |
| 84 | D |
| 85 | D |
| 86 | D |
| 87 | D |
| 88 | D |
| 89 | D |
| 90 | D |
| 91 | D |
| 92 | D |
| 93 | D |
| 94 | D |
| 95 | D |
| 96 | D |
| 97 | D |
| 98 | D |
| 99 | D |
| 100 | D |
| 101 | D |
| 102 | D |
| 103 | D |
| 104 | D |
| 105 | D |
| 106 | D |
| 107 | D |
| 108 | D |
| 109 | D |
| 110 | D |
| 111 | D |
| 112 | D |
| 113 | D |
| 114 | D |
| 115 | D |
| 116 | D |
| 117 | D |
| 118 | D |
| 119 | D |
| 120 | D |
| 121 | D |
| 122 | D |
| 123 | D |
| 124 | D |
| 125 | D |
| 126 | D |
| 127 | D |
| 128 | D |
| 129 | D |
| 130 | D |
| 131 | D |
| 132 | D |
| 133 | D |
| 134 | D |
| 135 | D |
| 136 | D |
| 137 | D |
| 138 | D |
| 139 | D |
| 140 | D |
| 141 | D |
| 142 | D |
| 143 | D |
| 144 | D |
| 145 | D |
| 146 | D |
| 147 | D |
| 148 | D |
| 149 | D |
| 150 | D |
| 151 | D |
| 152 | D |
| 153 | D |
| 154 | D |
| 155 | D |
| 156 | D |
| 157 | D |
| 158 | D |
| 159 | D |
| 160 | D |
| 161 | D |
| 162 | D |
| 163 | D |
| 164 | D |
| 165 | D |
| 166 | D |
| 167 | D |
| 168 | D |
| 169 | D |
| 170 | D |
| 171 | D |
| 172 | D |
| 173 | D |
| 174 | D |
| 175 | D |
| 176 | D |
| 177 | D |
| 178 | D |
| 179 | D |


FBVDDQ and PEX_VDD NET RULES

| | NET | VOLTAGE | MAX_CURRENT | MIN_WIDTH |
|-----------------------|---------------|---------|-------------|-----------|
| FVDDQ0 | FVDDQ0 | 1.8V | 16A | 12mil |
| | FVDDQ0_VDD | 0V | | 12mil |
| | FVDDQ0_GND | 0V | | 12mil |
| | FVDDQ0_P5_DIR | | | 10mil |
| | FVDDQ0_P5_DIR | | | 12mil |
| | FVDDQ0_P5_DIR | | | 12mil |
| | FVDDQ0_P5_DIR | | | 12mil |
| | FVDDQ0_P5_DIR | | | 12mil |
| | FVDDQ0_P5_DIR | | | 12mil |
| | FVDDQ0_P5_DIR | | | 12mil |
| | FVDDQ0_P5_DIR | | | 12mil |
| | FVDDQ0_P5_DIR | | | 12mil |
| FVDDQ0 NETRULES | FVDDQ0_P5_DIR | | | 12mil |
| | FVDDQ0_P5_DIR | | | 12mil |
| | FVDDQ0_P5_DIR | | | 12mil |
| | FVDDQ0_P5_DIR | | | 12mil |
| | FVDDQ0_P5_DIR | | | 12mil |
| | FVDDQ0_P5_DIR | | | 12mil |
| | FVDDQ0_P5_DIR | | | 12mil |
| | FVDDQ0_P5_DIR | | | 12mil |
| | FVDDQ0_P5_DIR | | | 12mil |
| | FVDDQ0_P5_DIR | | | 12mil |
| | FVDDQ0_P5_DIR | | | 12mil |
| | FVDDQ0_P5_DIR | | | 12mil |
| | FVDDQ0_P5_DIR | | | 12mil |
| PEX_VDD0 ¹ | PEX_VDD | 1.2V | 2A | 16mil |
| | PEX_VDD | | | 16mil |
| | PEX_VDD | | | 16mil |
| | PEX_VDD | | | 16mil |
| | PEX_VDD | | | 16mil |
| | PEX_VDD | | | 16mil |
| | PEX_VDD | | | 16mil |
| | PEX_VDD | | | 16mil |
| | PEX_VDD | | | 16mil |
| | PEX_VDD | | | 16mil |
| | PEX_VDD | | | 16mil |
| | PEX_VDD | | | 16mil |
| | PEX_VDD | | | 16mil |
| PEX_VDDNET RULES | PEX_VDD | | | 16mil |
| | PEX_VDD | | | 16mil |
| | PEX_VDD | | | 16mil |



| | | |
|--|----------------------|-------------------|
| NM DI A CORPORATI ON | | |
| 2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 9505Q USA | | |
| NV PN | 600-10455-0007-100 A | |
| ID | design | PAGE 21 OF 24 |
| NAME | L.Farasati | DATE 30-j UN-2006 |

EXTERNAL THERMAL DIODE



FAN CONTROL




Figure 1: Schematic representation of the genetic architecture of the four traits. The diagram shows four horizontal lines representing chromosomes. The top line is labeled 'NET' and has four markers: 'FAN_RNAI.B', 'FAN_RNAI.C', 'FAN_DNAI.D', and 'FAN_DNAI.Y'. The second line is labeled 'INV_CRITICAL' and has one marker: 'THERMOTHERM'. The third line is labeled 'INV_IMPEDANCE' and has one marker: 'THERMOTHERM'. The fourth line is labeled 'DIFFPAIR' and has one marker: 'THERMOTHERM'. The bottom line is labeled 'NET' and has two markers: 'THERMOTHERM' and 'THERMOTHERM'. The right side of the diagram is labeled 'MIN_WIDTH' and has two markers: 'THERMOTHERM' and 'THERMOTHERM'.

ASSEMBLY | G71GT2-H 512MB 16MB32 DDR3, DVI-I -DL + DVI-I -DL + HDTV, w/HDCP. 550/ 700 MHz

* PAGE DETAIL 1
 Thermal Diode, Fan Control of

NM DI A CORPORATI ON

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050 USA


| | |
|-------|----------------------|
| NV_PN | 600-10455-0007-100 A |
|-------|----------------------|

| | | | |
|------|------------|------|-------------|
| ID | design | PAGE | 23 OF 24 |
| NAME | L.Farasati | DATE | 30-j UN2006 |


Page24: Mechanical: Bracket/Thermal Solution

Brackets:

151-10001-0006-000 DVI, DVI, MDIN (text - 1-South, 2-North)
151-10001-0006-002 DVI, DB15, MDIN




Connector Screws




Bracket Screw




Stiffener for V6 SKUs



Heat sink



BGA Socket



ASSEMBLY G73GT2-H 512MB 16MB32 (DDR3), DVI-I-DL + DVI-I-DL + HDV, w/HDOP: 550/700 MHz
PAGE DETAIL Mechanical: Bracket/Thermal Solution

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OF OR DEVIATIONS FROM INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE, WITH RESPECT TO THE MATERIALS, OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.