


ZYW ULT SYSTEM BLOCK DIAGRAM

BOM

01

IV@ : iGPU
 EV@ : Optimus
 eDP@ : no stuff when use LVDS
 LVD@ : stuff when use LVDS
 TPM@ : TPM
 8M@ : 8M FLASH ROM
 RD@ : Re-driver SATA
 NF@ : NGFF card






U19
 DIS: SLG3NB3454 AL003454000
 UMA: SLG3NB3455 AL003455002

Dr-Bios.com

Haswell ULT (DISPLAY,eDP)

02



Dr-Bios.com

Quanta Computer Inc.



PROJECT : ZYW

Haswell 3/5 (DDI/eDP)

Size	Document Number	Rev
		3A
Date:	Tuesday, April 29, 2014	Sheet 2 of 46

Haswell ULT (DDR3L)

Haswell Processor (DDR3)




Haswell ULT (SIDE BAND)


H_PECI (50ohm)
Route on microstrip only
Spacing >18 mils
Trace Length: 0.4~6.125 inches

H_PWRGOOD (50ohm)
Trace Length: 1~11.25 inches


CPU_PLTRST# (50ohm)
Trace Length: 10~17 inches




DRAM COMP




XDP PU/PD




DDR3L ODT GENERATION



PU/PD of CPU



DRAMRST




Dr-Bios.com



Quanta Computer Inc.

PROJECT : ZIY

Size	Document Number	Rev
	Haswell 1/5 (PEG/DMI/FDI)	3A
Date:	Tuesday, April 29, 2014	Sheet 4 of 46



Processor Strapping


	1	0	
CFG0 EAR-STALL/NOT STALL RESET SEQUENCE AFTER PCU PLL IS LOCKED	(DEFAULT) NORMAL OPERATION; NO STALL	STALL	
CFG1 PCH/ PCH LESS MODE SELECTION	(DEFAULT) NORMAL OPERATION	PCH-LESS MODE	
CFG3 PHYSICAL_DEBUG_ENABLED (DFX PRIVACY)	DISABLED NO PHYSICAL DISPLAY PORT ATTACHED TO EMBEDDED DISPLAY PORT	ENABLED AN EXTERNAL DISPLAY PORT DEVICE IS CONNECTED TO THE EMBEDDED DISPLAY PORT	
CFG 8 ALLOW THE USE OF NOA ON LOCKED UNITS	DISABLED(DEFAULT); IN THIS CASE, NOA WILL BE DISABLED IN LOCKED UNITS AND ENABLED IN UN-LOCKED UNITS	ENABLED; NOA WILL BE AVAILABLE REGARDLESS OF THE LOCKING OF THE UNIT	
CFG9 NO SVID PROTOCOL CAPABLE VR CONNECTED	VRS SUPPORTING SVID PROTOCOL ARE PRESENT	NO VR SUPPORTING SVID IS PRESENT. THE CHIP WILL NOT GENERATE (OR RESPOND TO) SVID ACTIVITY	
CFG10 SAFE MODE BOOT	POWER FEATURES ACTIVATED DURING RESET	POWER FEATURES (ESPECIALLY CLOCK GATINE ARE NOT ACTIVATED	

Quanta Computer Inc.
PROJECT : ZIW



Size	Document Number	Rev
	Haswell 5/5 (CFG/GND)	3A
Date:	Tuesday, April 29, 2014	Sheet 6 of 46

Haswell ULT PCH (PM)


07




Power Sequence




PCH PM PU/PD




PLTRST# Buffer



Deep Sx Circuit















SYSPWOK



Quanta Computer Inc.
PROJECT : ZYW

Size	Document Number	Rev
	LPT 1/6 (DMI/FDI/VGA)	3A
Date:	Tuesday, April 29, 2014	Sheet 7 of 46





Dr-Bios.com





ULT Strapping Table

Pin Name	Strap description	Sampled	Configuration	note
GPIOB1(SPKR)	No reboot on TCO Timer expiration	PWROK	0 = Default enable (IPD 20K) 1 = Disable No-Reboot mode	+3V_RTC → R549 → 10K_4 → SPKR → SPKR 10,31
HDA_SDO	Flash Descriptor Security Override / Intel ME Debug Mode	PWROK	0 = Default can program ME (IPD 20K) 1 = can't program ME	HDA_SDO_R → R233 → short_4 → ME_WRe 33
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	1 = Should be always pull-up	+3V_RTC → R228 → 330K_4 → PCH_INTVRMEN → R227 → 330K_4
GPIO66	Top-Block Swap override		0 = Default disable (IPD 30K) 1 = Enable TBS function	10 → GPIO66 → R147 → 10K_4 → GPIO66 → R162 → 10K_4
GPIO86	Boot BIOS Strap Bit		0 = Default SPI (IPD 20K) 1 = LPC	10 → GPIO86 → R128 → 10K_4 → GPIO86 → R136 → 10K_4
GPIO15	TLS(Transport layer security)		0 = Default enable w/o confidentiality (IPD 20K) 1 = Default enable with confidentiality	10 → GPIO15 → R188 → 8.2K_4 → GPIO15 → R202 → 10K_4
CFG4	DP presence strap		0 = Enable an external display port is connected to the eDP 1 = disable	6,13 → CFG4 → CFG4 → R690 → 10K_4
DSWVREN	Deep Sx well on die VR enable		1 = Should be always pull-up	7 → DSWVREN → R226 → 330K_4 → DSWVREN → R225 → 330K_4

QUANTA Computer Inc.
PROJECT : Z1Y
LPT 2/6 (SATA/HDA/SPI)
Date: Tuesday, April 28, 2014 Sheet: 8 of 48



USBCOMP Impedance = 50 ohm Trace length < 500 mils Trace spacing = 15 mils






Quanta Computer Inc. PROJECT : ZYW LPT 3/6 (PCIE/USB/CLK) Rev 3A


Date: Tuesday, April 29, 2014 Sheet 9 of 46

Haswell ULT PCH (GPIO,CPU/MISC,NCTF)

GPIO8	High	Low
	Touch panel	No touch panel



Board ID




BOARD_ID	Low	High
BOARD_ID0	N15V-GL-B	N15V-GM-B (Default)
BOARD_ID1	Reserved (Default)	Reserved
BOARD_ID2	Reserve for Touch pad, default(low)	
BOARD_ID3	WO/dTPM (Default)	W/dTPM
BOARD_ID4	w/VGA (Default)	wo/VGA

CPU thermal trip





SKU ID



	SKU_ID1	SKU_ID0	VGA H/W Signal	Setup Menu	UMA boot
UMA Only	0	0	UMA	Hidden	UMA boot
dGPU Only	0	1	GPU	Hidden	GPU boot
Switchable (Mux)	1	0	UMA+GPU	dGPU/SG	UMA boot
Optimize (Muxless)	1	1	UMA	UMA/SG	UMA boot

DGPU PWROK PD on GPU side



non-DS3, stuff R772,R773
DS3, stuff R159,R160
GPIO25

GPIO27 : If not used then use 8.2-kΩ to 10-kΩ pull-down to GND.


Quanta Computer Inc.
PROJECT : ZYW

Size	Document Number	Rev
	LPT 4/6 (GPIO/MISC)	3A

Date: Tuesday, April 29, 2014 Sheet 10 of 46







Haswell ULT PCH (Power)



WW15 4/10 Intel VCCDSW3 G3 can't boot issue. C541
 +VCCPDSW +PCH_VCCDSW
 0.47u/25V_6



PCH VCCCHSIO Power



Quanta Computer Inc.
PROJECT : ZYW

Size	Document Number	Rev
	LPT 5/6 (POWER)	3A
Date:	Tuesday, April 29, 2014	Sheet 11 of 46

Haswell ULT (GND)






Dr-Bios.com

Quanta Computer Inc.
PROJECT : ZYW



Size	Document Number	Rev
	LPT 6/6 (GND)	3A
Date:	Tuesday, April 29, 2014	Sheet 12 of 46

Dr-Bios.com

		Quanta Computer Inc.
		PROJECT : ZYW
Size	Document Number	Rev
	CPU/PCH XDP	3A
Date:	Tuesday, April 29, 2014	Sheet 13 of 46



1A-2 2013/10/16 Change net name M_B_DQS#[7:0] to M_A_DQS#[7:0].







	SA1	SA0
CHA	0	0
CHB	1	0

Quanta Computer Inc.

PROJECT : ZYW





DDR3 MEMORY SO-DIMM A

Size Document Number
Date: Tuesday, April 29, 2014 Sheet 14 of 46



	SA1	SA0
CHA	0	0
CHB	1	0

PLACE UNDER GPU BALLS



8mils width (0.2MM)











Figure 3-18. PEX_RST_N Timing for GPU

Table 3-8. N11x Reset Requirements for PCI Express 2.0


Constraint Parameter	Requirement	Notes
T _{TOTAL_G}	T _{TOTAL_G} > 1us	
T _{TRISE_CLK_G}	T _{TRISE_CLK_G} > 1T _{REF_CLK}	




for meet Power down sequence for +3V_GFX



PCH control PEGX_RST#




PEX_RST timing










Quanta Computer Inc.
PROJECT : ZYW
DOCUMENT NUMBER: DGPU 1/5 (PEG)
Date: Tuesday, April 29, 2014 Sheet 16 of 46

<VGA>






Quanta Computer Inc.
PROJECT : ZYW

Size Document Number **DGPU 2/5 (Memory)** Rev 3A
 Date: Tuesday, April 29, 2014 Sheet 17 of 46



	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0	
ROM_SO	DEVID_SEL	PCIE_CFG	SMB_ALT_ADDR	VGA_DEVICE	1000
ROM_SCLK	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED	0010
ROM_SI	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]	XXXX
STRAP0	USER[3]	USER[2]	USER[1]	USER[0]	1111
STRAP1	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]	0000
STRAP2	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]	0100
STRAP3	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED	0000
STRAP4	RESERVED	PCIE_SPEED_CHANGE_GEN3	PCIE_MAX SPEED	DP_PLL_VDD33	0111



ROM SI:
N15P-GT:
N15S-GT:
N15V-GM:
Please follow N15x latest RVL
N15V-GM: Stuff 10K pull down

Mutil-level mode strapping:
For N15P-GT & N15S-GT :

- R3=40.3k pull down.
- 1.ROM_SCLK =4.99K pull down
- 2.ROM_SI= 4.99K pull down
- 3.ROM_SO= Memory strap setting
- 4.Strap0~1 = reserve Pull up and Pull down

Logical Strap Bit Mapping

	PU-VDD	PD
4.99K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
24.9K	1100	0100
30.1K	1101	0101
34.8K	1110	0110
45.3K	1111	0111



Binary mode strapping:

- For N15V-GM-B sku:
Board_ID=H=N15V-GM,L=N15V-GL
Device ID=0x1140
R3= N.C.
- 1.ROM_SCLK =10K pull down.
 - 2.ROM_SI= 10k pull down
 - 3.ROM_SO= 10k pull down
 - 4.Strap3~0 = RVL memory binary mode setting.
 - 5.Strap4 =10k pull down

STRAP3 Optimus -> 4.99K PD

Resistor P/N

4.99K	->	CS24992FB26
10K	->	CS31002FB26
15K	->	CS31502FB24
20K	->	CS32002FB29
24.9K	->	CS32492FB16
49.9K	->	CS34992FB10
30.1K	->	CS33012FB18
34.8K	->	CS3482FB22
45.3K	->	CS34532FB18



N15P-GT/ N15S-GT VRAM Configuration Table

ROM SI	DESCRIPTION	Vendor	Vendor P/N	QCI P/N	
4Gb	0000 (0x0)	DDR3 256MBx16, 1000MHz	HYNIX	H5TC4G6 3A3FR-11C	AKD5PGWTW13
	0001 (0x1)	DDR3 256MBx16, 1000MHz	MICRON	MT41J256M16HA-093G:E	
	0010 (0x2)	DDR3 256MBx16, 1000MHz	SAMSUNG	K4W4G1646D-BCL1	
2Gb	0110 (0x6)	DDR3 128MBx16, 1000MHz	HYNIX	H5TC2G6 3PFR-11C	AKD5MZTW05
	0111 (0x7)	DDR3 128MBx16, 1000MHz	MICRON	MT41J128M16GTJ-093G:K	
	1000 (0x8)	DDR3 128MBx16, 1000MHz	SAMSUNG	K4W2G1646Q-BCL1	

N15V-GM VRAM Configuration Table:




Strap [3:0]	DESCRIPTION	Vendor	Vendor P/N	QCI P/N	
4Gb	0100 (0x4)	DDR3 256MBx16, 1000MHz	HYNIX	H5TC4G6 3A3FR-11C	
	1101 (0xd)	DDR3 256MBx16, 1000MHz	MICRON	MT41J256M16HA-093G:E	
	1001 (0x9)	DDR3 256MBx16, 1000MHz	SAMSUNG	K4W4G1646D-BCL1	
2Gb	1110 (0xE)	DDR3 128MBx16, 1000MHz	SAMSUNG	K4W2G1646Q-BCL1	
	0001 (0x1)	DDR3 128MBx16, 1000MHz	MICRON	MT41J128M16GTJ-093G:K	
	0101 (0x5)	DDR3 128MBx16, 1000MHz	SAMSUNG	K4W2G1646S-BCL1	
1100 (0xC)	DDR3 128MBx16, 1000MHz	HYNIX	H5TC2G6 3PFR-11C		

	Brand Name	DevID
N15P-GT-A2	GeForce GTX 850M	0x1391
N15S-GT-B-A2	GeForce 840M	0x1341
N15V-GM-B-A2	GeForce 820M	0x1140

	Vendor P/N	QCI P/N
840M	N15S-GT-B-A2	AJON15S0T04
820M	N15V-GM-B-A2	AJON15V0T03


Quanta Computer Inc.
PROJECT : ZYW
DGPU 4/5 (MIO/GPIO)
Date: Tuesday, April 29, 2014 Sheet 19 of 46

3V MAIN POWER



Dr-Bios.com

CHANNEL A: 1024MB DDR3X16




VMA_CLK0
R45 EV@162/F_4


Fermi : Change to 160 ohm
1 : CS11602JB00 ,RES CHIP 160 1/16W +-5%(0402)
2 : CS11622PB07 ,RES CHIP 162 1/16W +-1%(0402)


VMA_CLK1
R96 EV@162/F_4

Fermi : Change to 160 ohm
1 : CS11602JB00 ,RES CHIP 160 1/16W +-5%(0402)
2 : CS11622PB07 ,RES CHIP 162 1/16W +-1%(0402)




Dr-Bios.com

		Quanta Computer Inc.
		PROJECT : ZYW
Size	Document Number	Rev
	N13P DDR3 VRAM 2/2	3A
Date:	Tuesday, April 29, 2014	Sheet 22 of 46



TPM (TPM)



NPC1650AA0WX information:


NOTE:
 1) The PP is an input signal with configurable polarity.
 2) By default the PP functionality is disabled.


NOTE:
 GPX signal is connected to the TCS_BM signal of the PCI Express Root Complex of chipset.

NOTE:
 GP10_IP[0..3], GPX and PP are optional. Leave them open if not used.



TPM Power Sequence

NOTE:
 1) It is recommended to connect the TPM to the system's standby voltage to improve performance.
 2) If only one power plane is available in the system, connect both VSB and VDD to that power source.
 3) LDRSTB must be asserted for at least 5 msec after VSB power-up.
 4) VSB may come up anytime before VDD power-up, but not after VDD power-up.






0912 Need to PU 4.7K to +3V on IC or conn side



- Note:
1. C1,C4,C7,C8,C9,C16 should be closed to chip
 2. C9 should be X5R material
 3. R8 should be 12K ohm with +/- 1%
 4. Entire trace of Panel VCC should be wider than 80-mil


20mil For PIN15



Mode Configure Table(Power On Latch)


		CFG0	
		0	1
CFG1	0	X	EP MODE
	1	ROM ONLY MODE	EEPROM MODE

- ROM ONLY Mode : CFG0 4.7K pull low, CFG1 4.7K pull high
- EP Mode : CFG0 4.7K pull high, CFG1 4.7K pull low
- EEPROM Mode : CFG0 4.7K pull high, CFG1 4.7K pull high




EEPROM Mode
 In EEPROM mode, an additional EEPROM is needed. EEPROM should configure with following condition.

- 1- EEPROM with a size 8K-Byte
- 2- EEPROM device should be 2-byte addressing device
- 3- Slave address should configure as 0xA8




EP Mode
 External device connect to DP2LVDS by Pin13/Pin14, I2C protocol is used
 Address=0x94&96x6A




Dual Mode Regulator Configuration


	2.2-uH(L6)	0 Ohm(R31)
SWR	Connect	NC
LDO	NC	Connect




1. C18 10-uF capacitor should be X5R material
2. Inductor should be withstand current >600-mA
3. Capacitors should be closed to PIN17




LCD Power






Backlight Control







HALL IC




eDP CONN




LVDS CONN



CCD (FCM)




Touch Panel (TSN)





Dr-Bios.com

HDMI

From PCH



HDMI connector







I2C

From PCH





HDMI-detect




Dr-Bios.com

Mini Card 1 (MNC)




NGFF (NGF)




ZYW:
For port auto-configuration implementations, follow the routing guidelines for SATA but use 100 nF AC coupling capacitors

Card pin69 = Ground (SATA card)





pin	Type	Description
1	PRESENCE	This pin is grounded on the SSD. May be used by host to determine if slot is empty or populated
10	DAS#	Device Activity Signal
21	WLAN/SSDIND_N	This pin connect to Ground
38	Device Sleep Signal	If system didn't support DEVSLP, set DEVSLP sleep signal pin power high and keep (from power on), device will ignore. If system support DEVSLP, set DEVSLP sleep signal pin power low (from power on) device, device will support DEVSLP function. Device Sleep signal is: SSD enter sleep model. Device Sleep signal L: SSD exit sleep model.
53	REFCLKN	no connect on SSD
55	REFCLKP	no connect on SSD
56	MFG1	Manufacturing pin. Use determined by vendor. Must be a noconnect on the host board
58	MFG2	Manufacturing pin. Use determined by vendor. Must be a noconnect on the host board
68	SUSCLK	no connect on SSD
69	IFDET	This pin connect to Ground




Quanta Computer Inc.
PROJECT : ZYW
Mini-Card/NGFF
Date: Tuesday, April 29, 2014

HDD1





ODD



Dr-Bios.com






Quanta Computer Inc.
 PROJECT : ZYW

Size	Document Number	Rev
	SATA HDD/LED/SW	1A
Date:	Tuesday, April 29, 2014	Sheet 28 of 46




Consider VCC33 may be connected to Main Power or chipset/bios's GPO, the pull-low resistor R14 can be NC only when Main Power or chipset/bios's GPO can ensure to drive the ISOLATEB pin to a voltage level < 0.8V at the system state S1-S5.



If the ISOLATEB pin can not be well-controlled to a voltage level < 0.8V at S1-S5, the pull-low resistor R14 is needed to make sure the LAN chip is well isolated.








Transformer




RJ45 Connector





USB3.0 (UB3)



Card Reader+ LED/B Connector




USB D/B (UB2)




Dr-Bios.com


Codec(ADO)




Grounding circuit(ADO)




D-Mic




HEADPHONE/MIC/LINE combo (AMP)




Codec PWR 5V(ADO)




Mute(ADO)




Internal Speaker






KEYBOARD (KBC)




TOUCHPAD BOARD CONN (TPD I2C/PS2 co-lay)




FAN1 For CPU (THM)




KB_BL LED (KBL)




NUT (OTH)



Power Switch. (FSW)








+3VPCU_EC and +3V_RTC minimum trace width 12mils.

IA-5 2013/10/18 change U27.87 for Touch pad ID for I2C/PS2 solution switch.


Please do not place any pull-up resistor on GP0, GP2, and GP6 (Reserved hardware strapping).



SM BUS PU(KBC)




HWPG(KBC)




IT8587E/FX SM BUS ARRANGEMENT TABLE

SM Bus 1	Battery
SM Bus 2	PCH/VGA
SM Bus 3	
SM Bus 4	

3/5VPCU reset switch (FSW)





REGN MAX voltage 6.5V
 $V_{ILIM} = 20 * (V_{SRP} - V_{SRN}) = 20 * I_{chg} * R_{sr}$
 $= 0.793V$ for 3.965A current limit


Pin10 ILIM=0.793V
 $R_{sr} = 0.01ohm$

Quanta Computer Inc.
PROJECT : ZYW

Size	Document Number	Rev
	Charger(BQ24737RGR)	2A
Date:	Tuesday, April 29, 2014	Sheet 34 of 46

Limit set on 60W/3.16A


Add ESD diode base on EC FA# suggestion



OCP:12A
 L(ripple current)
 $= (9-3.3) * 5 / (2.2u * 0.3M * 9)$
 $= 3.367A$
 $I_{ocp} = 12 - (3.367/2) = 10.3165A$
 $V_{th} = 9.316A * 14mOhm + 1mV = 145.431mV$
 $R(I_{lim}) = (145.431mV * 8) / 10uA$
 $= 116.35K$

OCP:7A
 L(ripple current)
 $= (9-3.3) * 3.3 / (3.3u * 0.355M * 9)$
 $= 1.784A$
 $I_{ocp} = 7 - (1.784/2) = 6.108A$
 $V_{th} = 6.108A * 14mOhm + 1mV = 86.5117mV$
 $R(I_{lim}) = (86.5117mV * 8) / 10uA$
 $= 69.21K$

1/13 Adding +3VSUS power for touch pad
 (By acer request)



TDC : 0.038A
PEAK : 0.05A
Width : 20mil

TDC : 3A
PEAK : 4A
Width : 120mil



TDC : 4.16A
PEAK : 5.54A
Width : 180mil

TDC : 2.15A
PEAK : 2.86A
Width : 100mil


TDC : 0.89A
PEAK : 1.18A
Width : 40mil

Quanta Computer Inc.
PROJECT : ZYW

Size	Document Number	Rev
	SYSTEM 5V/3V (TPSS1225)	2A
Date:	Tuesday, April 29, 2014	Sheet 35 of 46



Quanta Computer Inc. PROJECT : ZYW		
Date: Tuesday, April 29, 2014	Sheet 36 of 46	Date:



TDC : 0.38A
PEAK : 0.5A
Width : 20mil

TDC : 0.75A
PEAK : 1A
Width : 40mil

+1.35VSUS
1.35 Volt +/- 5%
TDC : 5.3A
PEAK : 7A
OCP : 9A
Width : 220mil

VREF=1.8V

RDSon=2.2mohm

Mode	Frequency	Discharge mode
200K	400K	Tracking Discharge
100K	300K	Tracking Discharge

OCP=9A
I ripple current
=(19-1.35)*1.35/(2.2u*400k*19)
=1.425A
Vtrip=9-(1.425/2)*14mohm
=116.024mV
Rlimit=116.024mV/10uA*8=92.82Kohm


DDR=1.35V
OCP=9A
PR84=10K/F_4
PR86=30.1K/F_4

	S3	S5	+1.35VSUS	REF	VTT
S0	1	1	ON	ON	ON
S3 (mainon off)	0	1	ON	ON	OFF
S4/S5	0	0	OFF	OFF	OFF

Quanta Computer Inc.
PROJECT : ZYW

Size Document Number Rev 2A
DDR 1.35V(TPS51216)


Date: Tuesday, April 29, 2014 Sheet 37 of 46



BW-U 15W(1 phase)

Icc TDC PL2 : 14A
 Icc Max : 32A
 OCP : 37A
 Fsw : 1.2MHz

VCORE L/L :
 R_DC_LL : - 2.0mV/A
 R_AC_LL : - 7.0mV/A



BW-U 28W(1 phase)


Icc TDC PL2 : 19A
 Icc Max : 40A
 OCP : 47A
 Fsw : 1.2MHz

VCORE L/L :
 R_DC_LL : - 2.0mV/A
 R_AC_LL : - 7.0mV/A


Rmode	100K Ohm	PS3	OSR
	150K Ohm	ON	OFF

Location	Value
PR79	CS22212FB11
PR122	CS32262FB15
PR94	CS45232FB00
PR223	CS24752FB12
PR98	CS35622FB10
PR109	CS44122FB00

Location	Value	Location	Value
PL12 ~ PL16	0.24uH_7X7X4	PR105	56.2K/F_4
PR79	1.82K/F_4	PR223	2.37K/F_4
PR122 ~ PR126	*22.6K/F_4	PR138	10K/F_4
PR201	2.67K/F_4	PR109	150K/F_4
PC144	0.15u/10V_4	PR123 ~ PR127	*0_4
PR94	294K/F_4	PC162 ~ PC164	*0.1u/25V_4
PC165 ~ PC166			
Block 1.	Stuff		




Block 1.




Thermal protection

Need fine tune for thermal protect point
 Note placement position
 TEMP=70C(3/27modify)



For EC control thermal protection (output 3.3V)

		Quanta Computer Inc. PROJECT : ZYW	
		Size: _____ Document Number: _____ Date: Tuesday, April 29, 2014	Rev: 2A +1.5V/Thermal Protect Sheet 39 of 46



Phase Number of Operation

Standby Function


Parallel

	N15S-GT	N15P-GX
Location	Value	Value
PR155	CS26812FB13	CS32002FB29
PR16	CS31242FB13	CS33302FB14
PQ34、PQ36	*BAM64140000	BAM64140000
PQ40、PQ41	*BAM67520000	BAM67520000


	N15S-GT(840M)		N15V-GM(820M)	
Location	QCI P/N	Value	QCI P/N	Value
PR13	CS32002FB29	20K	CS32702FB16	27K
PR14	CS32002FB29	20K	CS27502FB11	7.5K
PR145	CS31822FB16	18K	CS26202FB17	6.2K
PR146	CS00002JB38	0	CS21742FB00	1.74K
PC77	CH22706KB14	2.7N	CH25604KB18	5.6N

N15S-GT/N15V-GM
 +VGPU_CORE
 Countinue current:26A
 Peak current:60A
 OCP:75A
 FSW:300KHz
 L/L=0mV/A


N15P-GX
 +VGPU_CORE
 Countinue current:49A
 Peak current:76A
 OCP:100A
 FSW:300KHz
 L/L=0mV/A

 **Quanta Computer Inc.**
 PROJECT : ZYW
 Size Document Number Rev
 +VGPU_CORE(UP1642PQAG) 2A
 Date: Tuesday, April 29, 2014 Sheet 40 of 46


16,17,18 +1.05V_GFX
 16,17,21 +1.5V_GFX
 16,19,20,33 +3V_GFX



+1.05V_GFX
 TDC : 2.7A
 PEAK : 3.6A
 Width : 120mil



+3V_GFX
 TDC : 0.23A
 PEAK : 0.3A
 Width : 40mil





ZYW B-SMT:
 +1.5V_GFX = 1.35V (EMI issue)

+1.5V_GFX
 1.5 Volt +/- 5%
 TDC : 4.5A
 PEAK : 6A
 OCP : 8A
 Width : 200mil

OCP=8A
 L ripple current
 $= (19-1.5) * 1.5 / (2.2u * 290k * 19)$
 $= 2.165A$
 $V_{trip} = 8 - (2.165 / 2) * 14mohm$
 $= 96.84mV$
 $R_{limit} = 96.84mV / 10uA * 8 = 77.47Kohm$


ZYW B-SMT:
 change PR10 from 10k to 12k

VGA power up sequence




N15x Power on sequence
 Notes: -All 3.3V includes all rails powered at 3.3V
 -PEX_VDD 1.05V includes all rails that are shared

VGA Reset












PEX_RST timing






Dr-Bios.com

Battery Mode

Support Deep Sx










Dr-Bios.com



Dr-Bios.com

實線表default
虛線表reserve



Quanta Computer Inc. PROJECT : ZYW		
Size	Document Number	Rev
		3A
ULT PWR CONTROL Date: Tuesday, April 29, 2014 Sheet 45 of 45		