RICHTEK®

PMIC for TFT-LCD TV Panels

General Description

The RT6936 offers a compact power supply solution to provide all voltages required by a TFT-LCD panel. With its high current capabilities, the device is ideal for large screen monitor panels and LCD TV applications with 12V supply voltage. The RT6936 is available in the WQFN-40L 6x6 package.

Ordering Information

RT6936□□

Package Type QW : WQFN-40L 6x6 (W-Type) (Exposed Pad-Option 1)

Lead Plating System G : Green (Halogen Free and Pb Free)

Note :

Richtek products are :

- ▶ RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- Suitable for use in SnPb or Pb-free soldering processes.

Pin Configuration

WQFN-40L 6x6

Features

- **9.5V to 14.7V Input Supply Voltage**
- **0.5A to 2.25A Boost Converter for VON with 15V to 45V Programmable Output and OCP**
- **2A Inverting Buck-Boost Converter for VOFF with** −**5V to** −**27V Programmable Output**
- **0.1A Negative OP for VSS Regulator with** −**4V to** −**25V Programmable Output**
- **Switching Frequency Selectable for VON and VOFF**
- **VON/VOFF/VSS have Temperature Compensation Function**
- **VOFF** Δ**V Function**
- **Fault Analysis and Monitor Function**
- **4-CH Scan Driver**
- **ASG Error Detect Function**
- **4-Bit Programmable ASG Error with EEPROM**
- **Programmable Sequencing**
- **Over-Temperature Protection**
- **I 2 C-Compatible Interface for Register Control**
- **Thin 40-Lead WQFN Package**
- **RoHS Compliant and Halogen Free**

Applications

TFT-LCD TV Panel

Marking Information

RT6936 GQW YMDNN RT6936GQW : Product Number YMDNN : Date Code

Typical Application Circuit

VON Boost Application Circuits

Figure 1. VON Control I : Sync-Boost Register Address = 11h, Data = 00xxxxx1 or 01xxxxx1.

Figure 2. VON Control II : Async-Boost used External Diode Register Address = 11h, Data = 10xxxxx1.

Figure 3. VON Control III : Async-Boost used External MOS and External Diode Register Address =11h, Data = 11xxxxx1.

DS6936-01_SAMS November 2016 www.richtek.com Copyright ©2016 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

VOFF Buck-Boost Application Circuits

Figure 4. VOFF Control I : Sync-Buck-Boost Register Address = 11h, Data = xx0xxxx1.

Figure 5. VOFF Control II : Async-Buck-Boost Register Address = 11h, Data = xx1xxxx1.

Preliminary

Timing Diagram

DS6936-01_SAMS November 2016 www.richtek.com Copyright ©2016 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

IC Standby

- \triangleright TRDY = 0
- Register Address = $11h[0] = 0$

Preliminary

Figure 7. Output Loading of CKVx/CKVBx

Specification

 Δ ns < \pm 0.01 x (1/150k) should be guaranteed at the same Load and the CPV of 150kHz (Oscilloscope Bandwidth = 500MHz)

Figure 8. Measurement Method

Figure 10. Propagation Delay Time of STVP (CKV1 = L)

Figure 11. Rising Time and Falling Time of CKVx, CKVBx (STV = H) and STVP (CKV1 = L)

Copyright ©2016 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

8

ASG Error Detect Method

Figure 13. Dual Operating Detect Method

CKV Output Condition

 $AO = 0$: Slave Address: 48h; Data \rightarrow Normal: 00h; Fault: A5h

 $AO = 1$: Slave Address: 68h; Data \rightarrow Normal: 00h; Fault: A5h

ASG Carry Waveform

Normal Waveform (One Signal)

Error Waveform Type (Normal Level Multi-Signal)

Error Waveform Type (Low Level Signals, or No Signal)

Preliminary

ASG Error

Normal Output with Slave Address 48h/68h data = 00hA5h when power on.

Abnormal Output with Slave Address 48h/68h data = A5h when power on.

Functional Pin Description

RICHTEK

Preliminary

Functional Block Diagram

Absolute Maximum Ratings (Note 1)

Recommended Operating Conditions (Note 4)

Electrical Characteristics

(V_{IN} = 12V, V_{ON} = 31V, V_{OFF} = -12V, V_{SS} = -7.6V, T_A = 25°C, unless otherwise specified)

Preliminary

Preliminary

Preliminary

RICHTEK

- **Note 1.** Stresses beyond those listed "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.
- Note 2. $θ_{JA}$ is measured under natural convection (still air) at T_A = 25°C with the component mounted on a high effectivethermal-conductivity four-layer test board on a JEDEC 51-7 thermal measurement standard. θ_{JC} is measured at the exposed pad of the package.
- **Note 3.** Devices are ESD sensitive. Handling precaution is recommended.
- **Note 4.** The device is not guaranteed to function outside its operating conditions.

Typical Operating Characteristics

VON/VOFF Initial Switching Frequency vs. Input Voltage

VOFF Inverting Efficiency vs. Load Current

VON Output Voltage vs. Load Current

VSS Output Voltage vs. Load Current

Copyright ©2016 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

DS6936-01_SAMS November 2016 www.richtek.com

Preliminary

RT6936

Time (2ms/Div)

I 2 C Command

C Register Write Protocol

Note 5. I²C Register Data Address is 0100010x(A0=0) or 0100011x(A0=1).

Note 6. ASG Error Detect Register/EEPROM Address is 0100100x(A0=0) or 0110100x(A0=1).

Note 7. Fault Analysis & Monitoring Registor is 0101010x(A0=0) or 0101011x(A0=1).

RICHTEK

Register Map

Preliminary

RICHTEK

Preliminary

RT6936

Fault Analysis & Monitoring

RICHTEK

Monitoring Data

Application Information

The RT6936 is a multi-functional power solution for LCD panels. The RT6936 contains a negative regulator VSS and a triple high-voltage scan driver to drive an ASG (Amorphous Silicon Gate) circuit on TFT glass for GIP panels. Moreover, a Boost converter and a negative Buck-Boost regulator with temperature compensation are also included to provide adjustable regulated VON and VOFF to generate gate high and gate low voltages. Two converters are both operate with selectable switching frequency by setting I²C register 10h[3:2] and 10h[1:0].

VON Boost Converter

The non-synchronous Boost converter generates high level voltage to the level shifter. The Boost circuit be used the external MOS. The converter's temperature compensation feature allows for different VON level at a certain temperature range.

VON Boost Soft-Start

The VON Boost converter has an internal soft-start to reduce the input inrush current. When the converter is enabled, the output voltage rises slowly from VIN to VON. The soft-start time is around 5ms.

VON Boost Output Voltage Setting

The output voltage can be achieved by setting the 1^2C Register 00h and Register 03h. The VON setting is from 15V to 45V when Register 00h and Register 03h data from 4Ah to E0h. Refer to Register Map and Output Code Table. The output voltage can be disabled by I²C register 00h / 03h data setting 00h. If V_{ON} setting is over E0h or under 4Ah, IC will shut down.

VON Boost Over-Voltage Protection

In case, VON pin is above 47.5V (typ.), the converter turns the MOSFET switch off. As soon as the output voltage falls below the over voltage threshold, the converter resumes operation.

VON Boost Over-Current Protection

The RT6936 can limit the peak current to achieve over current protection. The IC senses the inductor current that is flowing into the LXP/CSP pin during an ON period. The external or internal N-MOSFET will be turned off if the peak inductor current reaches 2.8A (typ.). The OCP can be achieved by setting the I^2C Register address is 0Dh and VON_OCP 0Dh[7:5] control OCP level from 0.5A to 2.25A with setting internal N-MOSFET. When setting external N-MOSFET, VON OCP 0Dh[7:5] control OCP sense voltage level from 0.05V to 0.225V.

VON Boost Over-Current Protection

As shown in Figure 15 and Figure 16.When OCP occurred, IC will latch in shutdown. The OLP level of VON is controllable by setting I²C Register 0Dh [4:3]. VON have only two shutdown time (1.5ms or 3ms) after OLP and controlled by setting I²C Register 0Dh [0].

Figure 15. VON OLP Setting Level after OCP Occurred

Figure 16. Applied Point for VON Detect Count

VON Temperature Compensation

The VON output voltage is temperature compensated by setting I^2C Register 10h bit $[4] = 0$ and fully adjustable from VON_NT to VON_LT by setting I²C Register 00h (Bank1)/03h (Bank2) and Register 06h. The external resistive between pins NTC and GND allows programming voltage of different temperature. The thermal compensation function block and curve are shown in Figure 17 and Figure 18.

Figure 18. VON Temperature Compensation Curve

 $V_{NTC} = I_{NTC} \times [(R_{NTC} // R1) + R2]$

Where I_{NTC} is the reference current and the typical value is 10 μ A. The V_{ON} voltage can be set as the following

If the V_{NTC} < V_{ON_NT(Default)} $\times \left(\frac{8}{217}\right) \div 1.5$, V_{ON} = V_{ON_NT} If the V_{NTC} > Von_LT(Default) $\times \left(\frac{8}{217}\right) \div 1.5$, Von = Von_LT equation. Comparators should have the hysteresis function at boundary Region A and B. As shown in Figure 19. (The noise of V_{NTC} is possible to occur the oscillation at the boundary region)

Figure 19. VON Temperature Compensation Hysteresis

Boost Inductor Selection

The inductor value depends on the maximum input current. As a general rule the inductor ripple current is 20% to 40% of maximum input current. If 40% is selected as an example, the inductor ripple current can be calculated according to the following equation :

$$
I_{IN(MAX)} = \frac{V_{OUT} \times I_{OUT(MAX)}}{\eta \times V_{IN}}
$$

$$
I_{RIPPLE} = 0.4 \times I_{IN(MAX)}
$$

Wher η is the efficiency of the Boost converter, $I_{IN(MAX)}$ is the maximum input current and I_{RIPPLE} is the inductor ripple current. The input peak current can be obtained by adding the maximum input current with half of the inductor ripple current as shown in the following equation :

 I_{PEAK} = 1.2 x $I_{IN(MAX)}$

Note that the saturated current of inductor must be greater than I_{PEAK} . The inductance can eventually be determined according to the following equation :

$$
L = \frac{\eta \times (V_{IN})^2 \times (V_{OUT} - V_{IN})}{0.4 \times (V_{OUT})^2 \times I_{OUT(MAX)} \times f_{OSC}}
$$

where $f_{\rm OSC}$ is the switching frequency. For better system performance, a shielded inductor is preferred to avoid EMI problems.

Boost Diode Selection

Schottky diode is a good choice for an asynchronous Boost converter due to its small forward voltage. However, when it selects Schottky diodes, important parameters such as power dissipation, reverse voltage rating and pulsating peak current should all be taken into

www.richtek.com DS6936-01_SAMS November 2016 Copyright ©2016 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

RICHTEK

RT6936

consideration. For better performance, it is recommended to choose a suitable diode with reverse voltage rating greater than the maximum output voltage and its average current rating must exceed the average output current.

Boost Input Capacitor Selection

Low ESR ceramic capacitors are recommended for input capacitor applications. Low ESR will effectively reduce the input ripple voltage caused by the switching operation. 4.7μF x 2 low ESR ceramic capacitors are sufficient for most applications. Nevertheless, this value can be decreased for applications with lower output current requirement. Another consideration is the voltage rating of the input capacitor, which must be greater than the maximum input voltage.

Boost Output Capacitor Selection

Output ripple voltage is an important index for estimating the performance. This portion consists of two parts, one is the product of I_{IN} and ESR of output capacitor, another part is formed by charging and discharging process of output capacitor. As shown in Figure 20, ΔV_{OUT1} can be evaluated based on the ideal energy equalization. According to the definition of Q, the Q value can be calculated as the following equation :

$$
Q = \frac{1}{2} \times \left[\left(I_{IN} + \frac{1}{2} \Delta I_L - I_{OUT} \right) + \left(I_{IN} - \frac{1}{2} \Delta I_L - I_{OUT} \right) \right]
$$

$$
\times \frac{V_{IN}}{V_{OUT}} \times \frac{1}{f_{OSC}} = C_{OUT} \times \Delta V_{OUT1}
$$

where f_{OSC} is the switching frequency and the ΔI_L is the inductor ripple current. Move C_{OUT} to the left side to estimate the value of V_{OUT1} as the following equation :

$$
\Delta V_{OUT1} = \frac{D \times I_{OUT}}{\eta \times C_{OUT} \times f_{OSC}}
$$

Finally, the output ripple voltage can be determined as the following equation :

$$
\Delta V_{OUT} = I_{IN} \times ESR + \frac{D \times I_{OUT}}{\eta \times C_{OUT} \times f_{OSC}}
$$

Figure 20. The Output Ripple Voltage without the Contribution of ESR

Over-Temperature Protection

The RT6936 equips an Over Temperature Protection (OTP) to prevent the excessive power dissipation from overheating. The OTP will shut down switching operation while junction temperature exceeds 165°C. Main converter starts switching while junction temperature is cooled by approximately 20°C. Prevent the maximum junction temperature over around 125°C to maintain the continuous operation.

Negative VOFF Buck-Boost Converter Soft-Start

The Buck-Boost converter has an internal soft-start to reduce the input inrush current. When the converter is enabled, the output voltage falls slowly from zero to VOFF. The maximum soft-start time is around 3ms.

VOFF Buck-Boost Output Voltage Setting

The output voltage can be achieved by setting the 1^2C Register 01h / 04h. The VOFF setting is from −5V to −27V when Register 01h or 04h data from 18h to 86h. Refer to Register Map and Output Code Table. The output voltage can be disabled by I²C Register 01h / 04h / 07h data setting 00h. If VOFF setting is over 86h or under 18h or |VON − VOFF| > 60V, IC will shut down.

Preliminary

RICHTEK

1. Converter Duty Cycle :

$$
D = \frac{-V_{\text{OUT}}}{V_{\text{IN}} \times \eta - V_{\text{OUT}}}
$$

2. Maximum output current :
\n
$$
I_{OUT} = \left(I_{LPEAK} - \frac{V_{IN} \times D}{2fs \times L}\right) \times (1 - D)
$$

3. Peak switch current : $I_{\text{LPEAK}} = \frac{I_{\text{OUT}}}{1-\text{D}} + \frac{V_{\text{IN}} \times \text{D}}{2f_{\text{S}} \times \text{L}}$

VOFF Buck-Boost Inductor Selection

The Buck-Boost converter is able to operate with 10μH to 47μH inductors, but a 22μH inductor is typical. The main parameter for inductor selection is the saturation current of the inductor which should be higher than the peak switch current as calculated in the Design Procedure section with additional margin to cover for heavy load transients. Another important parameter is the inductor DC resistance. Usually, lower DC resistance has higher efficiency. The type and core material of the inductor influence the efficiency as well.

VOFF Buck-Boost Diode Selection

To achieve high efficiency, a Schottky diode should be used. The reverse voltage rating should be higher than the maximum output voltage of the Buck-Boost converter. The average rectified forward current, I_{AVG} , the Schottky diode needs to be rated for, is equal to the output current, IOUT.

 $P_D = I_{AVG}$ X $V_{FORWARD}$

VOFF Buck-Boost Output Capacitor Selection

For the best output voltage filtering, low ESR ceramic capacitors are recommended. One 10μF/X7R or two 4.7μF/ X7R output capacitors with sufficient voltage ratings in parallel are adequate for most applications. Additional capacitors can be added to improve load transient regulation.

VOFF Buck-Boost Over-Current Protection

The RT6936 can limit the peak current to achieve over current protection. The IC senses the inductor current that is flowing into the LXN pin during an on period. The internal P-MOSFET will be turned off if the peak inductor current reaches 2.5A (typ.)

VOFF Buck-Boost Over-Voltage Protection

In case of VOFF pin falls below −28.5V(typ.), the converter turns the MOSFET switch off. As soon as the VOFF pin rises higher than the over voltage threshold, the converter will resume operation.

VOFF Buck-Boost Fault Protection

The Buck-Boost converter has a fault protection feature to protect the IC when the output becomes shorted to GND. This is achieved by using the comparator to monitor the VOFF voltage. This function can disable the Buck-Boost converter if VOFF above VOFF x 0.75 and keeps 3ms. The Buck-Boost converter will turn on until power on again.

VOFF Temperature Compensation

There is a thermal compensation feature in the RT6936. Thermal compensation mode can be selected with the control register 10h[4]. If the $10h[4] = 1$, VOFF temperature compensation function is enabled. The V_{NTC} voltage can be compensated via external thermal sensing element and resistors, which determine the slope of the compensation. The thermal compensation function block and curves are shown in Figure 21 and Figure 22.

VOFF Temperature Compensation

Figure 21 . VOFF Temperature Compensation Function Block

RICHTEK

RT6936

 $V_{NTC} = I_{NTC}$ x $[(R_{NTC} // R1) + R2]$

Where I_{NTC} is the reference current and the typical value is 10μA. The VOFF voltage can be set as the following equation.

If the V_{NTC} < 3.3 – $V_{\text{OFF_NT(Default)}}$ ÷ 2 ÷ 15.5, $V_{OFF} = V_{OFF}$ NT If the $V_{\text{NTC}} > 3.3 - V_{\text{OFF LT(Default)}} \div 2 \div 15.5$, $V_{OFF} = V_{OFF_LT}$

VSS Regulator Soft-Start

The VSS regulator can provide negative voltage. It has an internal soft-start to reduce the input inrush current. When the regulator is enabled, the output voltage rises slowly from 0V to negative VSS. The typical soft-start time is around 3ms.

VSS Regulator Output Voltage Setting

The output voltage can be achieved by setting the 1^2C Register 02h / 05h. The V_{SS} setting is from -4V to -25V when Register 02h / 05h data from 13h to 7Ch. Refer to Register Map and Output Code Table. The output voltage can be disabled by setting 1^2C Register 02h / 05h data 00h. If V_{SS} setting is over 7Ch or under 13h, IC will shut down.

VSS Regulator Fault Protection

The VSS regulator has a fault protection. This function can disables the VSS regulator if protect circuit is detected, VSS falls below VSS x 0.75 and keeps 3ms. The VSS regulator will turn on until power on again

VSS Discharge Function

The VSS discharge function can be achieved by setting the I^2C Register address 11h[4]. If the 11h[4] is set high, VSS discharge function is enabled and the switch S1 is turned on and S2 is turned off. Thus, VSSP equals VON. If the 11h bit [4] is set low, the function is disabled. Then S1 is turned off and S2 is turned on. Thus, VSSP equals VSS. As show in Figure 23 and Figure 24.

Figure 23 . VSS Discharge Function Block

Figure 24. VSS Discharge Function Curve

VSS Temperature Compensation

The VSS thermal compensation mode can be selected with the control register 09h[7]. If the 09h[7] $= 0$. VSS temperature compensation function is enabled. The VNTC2 voltage can be compensated via external thermal sensing element and resistors, which determine the slope of the compensation. The thermal compensation function block and curve are shown in Figure 25 and Figure 26.

$$
V_{\text{NTC2}} = 3.3 \times \frac{(R_{\text{NTC2}} \text{ // R3})}{(R_{\text{NTC2}} \text{ // R3}) + R4}
$$

Where I_{NTC2} is the reference voltage and the typical value is 3.2V. The V_{ON} voltage can be set as the following equation.

If the

 $\rm V_{NTC2} < (3.2$ - $\rm V_{SS_NT(Default})$ \div 0.5 \div 16, $\rm V_{SS}$ = $\rm V_{SS_NT}$ If the

 $V_{\rm NTC2} > (3.2 - V_{\rm SS_HT(Default)}) \div 0.5 \div 16, \, V_{\rm SS} = V_{\rm SS_HT}$

Δ**V (VSS-VOFF) Function**

VOFF should be variable according to VSS voltage. The variable VOFF voltage should be maintained to $\Delta V =$ (VSS) − VOFF). If VOFF (= VSS − ΔV) is lower than −27V, VOFF should be clamped to −27V. ΔV Function is disable at VOFF NTC Option and VSS "00" and NTC should be achieved.

Scan Driver Level Shifter

The level shifter which generates high voltage signals for driving the TFT-LCD panel. Each single high-voltage scan driver receives logic-level inputs of CPVx and generates two high-voltage outputs of CKVx, CKVBx. The device receives a logic-level input of STV and generates a highvoltage output of STVP. These outputs are swings from VOFF (−12 V) to VON (31V) and are used to drive the ASG circuit and charge/discharge the capacitive loads of the TFT-LCD. The RT6936 implements a charge share function which could reduce power dissipation.

Scan Driver Under-Voltage-Lockout

The under voltage lockout function ensures that the input voltage is high enough for reliable operation. When VON is smaller than 7.9V, the IC will shut down and all output signals are at high impedance state. At the rising edge of STV, the Scan Driver Output (CKVx/CKVBx) should be reset.

Table 3. Toggle State is Reset by Rising Edge of STV Scan Drive Logic Chart

DS6936-01_SAMS November 2016 www.richtek.com

Scan Driver Charge Sharing

CKVCSx is charge share inputs. The function can decrease power loss. When the function is enabled, charge sharing resistors limit the current into the charge share inputs. The larger the value of the charge sharing resistors, the smaller the peak current into the charge share inputs and the gentler the slope of the output charge share waveform.

Scan Driver OCP Function

The Scan Driver OCP function detects the current of each of the CKVx channel OCP level has 8 steps including "Function Disable". When the CKVx level is bigger more than OCP setting level, the level is detected. And detecting count becomes more than setting counter in CPV 32 times, IC becomes shut down. The CKVx OCP detecting time is fixed to 1.7μs and detecting level is adjustable to 20mA to 300mA by setting l^2C Register 0Ch [4:1].

Figure 34. Scan Driver OCP Detection of CKVx

Scan Driver OCP Function should count each CPV1, CPV2, CPV3 and CPV4 on the basis of STV. If STV start again before 32 counts finish, Scan Driver OCP Count Block should renew OCP count. OCP level has upper and lower level two kinds. IC should ignore CPV clock during STV pull high, and count again form 1st CPV (rising edge) after STV falling.

RT6936 ties up CKV1/CKVB1, CKV2/CKVB2, CKV3/ CKVB3, CKV4/CKVB4 and counts independently. IC recognizes the total event number of CKV1/CKVB1 during counting CPV1. If detected count becomes more than setting count in total 32 times, IC becomes shutdown. In the same way, it counts for each CPV2, CPV3 and CPV4 independently and scan driver OCP detect count by setting I²C Register 0Ch [6:5].

www.richtek.com DS6936-01_SAMS November 2016 Copyright ©2016 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

Figure 36. Scan Driver OCP Function Flow Chart

ASG Error Detect Function

For a start, IC counts STV pulse (8 frame) after DLY3 and shown in the Figure 37. If ASG carry signals are GND level over setting count times (Table 6.) during STV 32 frame, IC should mask ASG Error detect function. Therefore, In case of no load, the ASG Error detect function doesn be operated.

Figure 37. ASG Function Detection

Table 6. No Load Detect Count Setting for ASG

In case that ASG Error detect function operates normally, If ASG carry signals are over setting count times (Table 7.) under setting Detect level (Table 8.) during STV 64 frame, scan driver should output abnormal CKVx waveforms. And, abnormal CKVx's VOFF level frame can be set by Register (Table 9). (ex. 1:31 setting : normal CKV 1frame, VOFF level 31 Frame)

Table 7. ASG Error Detect Count

Table 8. ASG Error Detect Level

Note 7 : Function Disable : ASG Error Detect Function OFF.

Table 9. SCAN DRIVER Output Ratio during ASG Error

Note 8 : Function Disable : Normal Scan Driver Output

RICHTEI

Fault Function

During normal operating, each fault pin becomes highstate. If the one chip becomes the fault-state, the fault pin becomes low-state. Thus, the fault pin of the other chip becomes also low-state and shut-down. If the RT6929 becomes the fault-state, the RT6936 becomes shut down. If the RT6936 becomes the fault-state, the RT6929 becomes shut down except for logic power. If the resister R removes, the fault pin of the other chip becomes highstate and normal operation. As show in Figure 38.

Fault and Monitoring Function

The monitoring and update is synchronized by STV. The update point is next frame of setting frame that is controlled by 2 bit by setting I²C Register 10h [6:5]. As shown in Table 10. The update data is the average of monitoring data during the setting frame and should be transferred in max 0.5ms.

Figure 38. Fault Function Block

Table 10. Data Monitoring & Update Period

Figure 40. Data Monitoring & Update Period

RICHTEK

Thermal Considerations

The junction temperature should never exceed the absolute maximum junction temperature $T_{J(MAX)}$, listed under Absolute Maximum Ratings, to avoid permanent damage to the device. The maximum allowable power dissipation depends on the thermal resistance of the IC package, the PCB layout, the rate of surrounding airflow, and the difference between the junction and ambient temperatures. The maximum power dissipation can be calculated using the following formula :

 $P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$

where $T_{J(MAX)}$ is the maximum junction temperature, T_A is the ambient temperature, and θ_{JA} is the junction-to-ambient thermal resistance.

For continuous operation, the maximum operating junction temperature indicated under Recommended Operating Conditions is 125°C. The junction-to-ambient thermal resistance, θ_{JA} , is highly package dependent. For a WQFN-40L 6x6, the thermal resistance, θ_{JA} , is 27.1°C/W on a standard JEDEC 51-7 high effective-thermalconductivity four-layer test board. The maximum power dissipation at $T_A = 25^{\circ}$ C can be calculated as below :

 $P_{D(MAX)} = (125^{\circ}C - 25^{\circ}C) / (27.1^{\circ}C/W) = 3.69W$ for a WQFN-40L 6x6 package.

The maximum power dissipation depends on the operating ambient temperature for the fixed $T_{J(MAX)}$ and the thermal resistance, $θ_{JA}$. The derating curves in Figure 41 allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.

Figure 41. Derating Curve of Maximum Power Dissipation

Layout Consideration

PCB layout is very important for designing power switching converter circuits. For best performance of the RT6936, the following layout guidelines must be followed :

- For good regulation, place the power components as close as possible. The traces should be wider and shorter especially for the high current output loop.
- The output sense voltage must be near the sense pin. The sense voltage pin trace must be short and avoid the trace near any switching nodes.
- Minimize the size of the LXP/CSP and LXN node and keep it wide and shorter. Keep the LX node away from the analog ground.
- The power ground (PGND) consists of input and output capacitor grounds.
- Separate power ground (PGND) and analog ground (AGND). Connect the AGND and the PGND islands at a single end. Make sure that there are no other connections between these separate ground planes. Connect the exposed pad to a strong ground plane for maximum thermal dissipation.

Copyright ©2016 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

Outline Dimension

Pin #1 ID and Tie Bar Mark Options

Note : The configuration of the Pin #1 identifier is optional, but must be located within the zone indicated.

W-Type 40L QFN 6x6 Package

Richtek Technology Corporation

14F, No. 8, Tai Yuen 1st Street, Chupei City Hsinchu, Taiwan, R.O.C. Tel: (8863)5526789

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.