

Compal Confidential

EL5C3/EL531/EL431(C340/S340)

UMA M/B Schematic Document

Intel Whiskey Lake Processor with DDR4


2018-10-18

LA-H102P

REV : 0 . 1

for DESIGN REVIEW

Security Classification	Compal Secret Data		Title	
Issued Date	2018/09/21	Deciphered Date	2019/09/21	Cover Page
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Rev 0.1
Size	Document Number	Date:	Thursday, October 18, 2018	Sheet 1 of 51
Custom	LA-H102P			



FOR

Voltage Rails

power plane					+5VS +3VS +VCCPLL_OC +1.05VS_VCCSTG +3VALW +VCC_CORE +VCC_OT +VCC_SA +1.05V_VCCST +1.05VS_VCCIO +1.8VS +0.6VS
State	B+	+5VALW +3VALW +1.8VALW +1.05VALW	+1.2V +2.5V		
S0	○	○	○	○	
S3	○	○	○	○	X
S5 S4/AC	○	○	X	X	X
S5 S4/ Battery only	○	X	X	X	X
S5 S4/AC & Battery don't exist	X	X	X	X	X

BOM Structure Table

Item	BOM Structure
DIS Only Components	DIS@
UMA Only Components	UMA@
HDMI Logo	45@
Touch Screen	TS@
Memory Down - SDP Package	SDP@
Memory Down - DDP Package	DDP@
GPU GC6 Components	GC6@
Un-Mount GPU GC6 Components	NOGC6@
Connectors	ME@
Intel CNVi	CNVi@
EMI Category	EMI@
ESD Category	ESD@
RF Category	RF@
Test Point	TP@
Keyboard BackLight	KBL@ NOKBL@
	S540@ S340@ C340@ S340_14@ S340_15@ N17S_G1@ N17S_G0@ N16V@ N16S@ N16@ N17@
Project select	MD@ NO_MD@
GPU select	Array_MIC@ Single_MIC@
Memory Down select	20V_PRTCT@
MIC select	
TypeC 20V_PRTCT	

Item	BOM Structure
S340_15 MD (Hynix 4GB)	H4G_S340_15@
S340_15 MD (Micron 4GB)	M4G_S340_15@
S340_15 MD (Samsung 4GB)	S4G_S340_15@
C340 MD (Hynix 4GB)	H4G_C340@
C340 MD (Micron 4GB)	M4G_C340@
C340 MD (Samsung 4GB)	S4G_C340@
On Board RAM X76 Resistors	X76RAM@
S340_15@ VRAM (Hynix 2GB)	VM2G_S340_15@
S340_15@ VRAM (Micron 2GB)	VM2G_S340_15@
S340_15@ VRAM (Samsung 2GB)	VM2G_S340_15@
C340 VRAM (Hynix 2GB)	VH2G_C340@
C340 VRAM (Micron 2GB)	VM2G_C340@
C340 VRAM (Samsung 2GB)	VS2G_C340@
S340_14 MD (Hynix 4GB)	H4G_S340_14@
S340_14 MD (Micron 4GB)	M4G_S340_14@
S340_14 MD (Samsung 4GB)	S4G_S340_14@
S340_14@ VRAM (Hynix 2GB)	VH2G_S340_14@
S340_14@ VRAM (Micron 2GB)	VM2G_S340_14@
S340_14@ VRAM (Samsung 2GB)	VS2G_S340_14@

USB 2.0 Port Table

Port	External USB Port
1	USB2/3 Port (IO - 1)
2	USB2/3 Port (IO - 2)
3	USB2/3 Port (Type-C)
4	Touch Screen
5	
6	Camera
7	Fingrt Print
8	
9	
10	NGFF WLAN+BT

USB 3.0 Port Table

Port	External USB Port
1	USB2/3 Port (IO - 1)
2	USB2/3 Port (IO - 2)
3	USB2/3 Port (Type-C)
4	
5	
6	
7	
8	
9	
10	
11	
12	
13	
14	
15	
16	

PCIe Port Table

Port	Lane
1	
2	
3	
4	4 0
5	0
6	1
7	2
8	3
9	1 CardReader
10	0
11	0 NGFF WLAN+BT
12	0
13	3
14	2
15	1 SSD
16	0

SATA Port Table

Port	External SATA Port
1A	HDD
1B	SSD1

EC SM Bus1 address EC SM Bus2 address

Device	Address	Device	Address
Smart Battery	0001 011x 16h	NCT7718W	1001 100x 98h

PCH SM Bus address GPU SM Bus address



Device	Address	Device	Address
DDR_JDIMM1 Touch Pad	1010 000x A0h	Internal thermal sensor	1001 111x 9Eh

SMBUS Control Table

	SOURCE	DGPU	BATT	CHARGER	NECP388	SODIMM	Thermal Sensor	G-SENSOR
EC_SMB_CK1 EC_SMB_DA1	NECP388 +3VL	X	+3VALW	+19V_VIN	X	X	X	X
EC_SMB_CK2 EC_SMB_DA2	NECP388 +3VS	X	+3VGS		X	X	X	X
EC_SMB_CK4 EC_SMB_DA4	NECP388 +3VS	X	X	X	X	X	X	+3VS
SOC_SMBCLK SOC_SMBDATA	SOC +3VS	X	X	X	X	+3VS	X	X
SOC_SML0CLK SOC_SML0DATA	SOC +3VS	X	X	X	X	+3VS	X	X

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

ON BOARD RAM * 4 (total 4GB)



-PowerMap_DDR4_Volume_NON CSJ



VIEW


for

G3->S0

S0->S3/DS3

S3/DS3->S0

S0->S5



FOR RELEASE

Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.
Issued Date	2018/09/21	Deciphered Date	2019/09/21	Power Sequence
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPANY OR TO ANY OTHER PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NO PART OF THIS SHEET OR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Rev. 0.11
Date:	Thursday, October 16, 2016	Sheet:	5	of 51



Table 5-13. DDI Disabling and Termination Guidelines

Port	Strap	How to Enable Port?	How to Disable Port?
Port 1	DDPB_CTRLDATA	Pull up to 3.3 V with 2.2-k ohm $\pm 5\%$ resistor	No Connect
Port 2	DDPC_CTRLDATA	Pull up to 3.3 V with 2.2-k ohm $\pm 5\%$ resistor	
Port 3	DDPD_CTRLDATA	Pull up to 3.3 V with 2.2-k ohm $\pm 5\%$ resistor	
Port 4	DDPF_CTRLDATA	Pull up to 3.3 V with 2.2-k ohm $\pm 5\%$ resistor	



< Compensation PU For eDP >






HDMI DDC (Port 2)




< PU/PD for CMC Debug >



Interleaved Memory



Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2018/09/21	Deciphered Date	2019/09/21	WHL-U(212)DDR4	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>			Size	Document Number	Rev
			Customer	LA-H102P	0.1
			Date:	Thursday, October 18, 2018	1 of 51





Note: The internal pull-up is disabled when RSMRST# is asserted (during reset) and only enabled after RSMRST# de-assertion



SML1ALERT#/
PCHHOT#/GPP_B23

- If USB 3.1 Port 1 is used for 4-wire DCI.OOB (BSSB), and alternate functionality is also used on the pin, pull up to V3.3S with >100K resistor to avoid noise.
- If USB 3.1 Port 1 is used for DCI.OOB (BSSB) 4-wire BSSB, and NO alternate functionality is used, leave float.
- If DCI.OOB (BSSB) 2+2 functionality is used, pull up to V3.3S with a 4.7K resistor.]




SML0ALERT# (Internal Pull Down):
eSPI or LPC
0 = LPC is selected for EC ==> Default
1 = eSPI is selected for EC






5 of 20



Security Classification		Compal Secret Data		Title		
Issued Date	2018/09/21	Deciphered Date	2019/09/21	WHL-U(3/12)SPI,SMB,LPC,ESPI		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number	Rev
				LA-H102P		0.1
				Date:	Thursday, October 18, 2018	Sheet 8 of 51




SPKR (Internal Pull Down):
TOP Swap Override
0 = Disable TOP Swap mode. ==> Default
1 = Enable TOP Swap Mode.












GPP_H21 XTAL frequency select.
0: 38.4 / 19.2 MHz
1: 24MHz XTAL select.

XTAL INPUT MODE (HVM ONLY)
LOW: XTAL INPUT IS SINGLE ENDED
HIGH: XTAL IS ATTACHED



Security Classification		Compal Secret Data		Title	
Issued Date	2018/09/21	Deciphered Date	2019/09/21	WHL-U(4/12)HDA,EMMC,SDIO,CSI2	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number
				LA-H102P	
				Date:	Thursday, October 18, 2018
				Sheet	9 of 51
				Rev	0.1

SRCLKREQ#(SIO).
 Any used, enabled, and mapped SRCLKREQ# signal should connect to a PCIE* connector pin or a device down ball with a 10K Ohm ±10% external pull-up resistor to core rail...
 Any unused, disabled, and non-mapped SRCLKREQ# signal must be left as no connects at the PCH side on the platform...
 Note: The SRCLKREQ# signals can be configured to map to any of the PCH PCI Express* Root Ports while using any of the SRCLKREQ# pin different parts. Refer to latest version of the Cannon Lake PCH External Design Specification (EDS) and Intel® PW Bring-Up Guide for details on how to assign the SRCLKREQ# signals...



INPUT3VSEL	I	Strapped high if PCH's VCCDSW_3P3 rail is 3.0V +/-5%; else PCH's VCCDSW_3P3 rail is 3.3V +/- 5%. This pin is in the VCCPRIM_3P3 well. Note: When strapped for 3.0V operation, it is expected that the rest of the platform's 3.3V rails are at 3.0V (e.g. the battery is a 1S configured battery) and that components can function properly at 3.0V.
-------------------	---	--

GPIO_MOSI (Internal Pull Down):

No Reboot

0 = Disable No Reboot mode. ==> Default


1 = Enable No Reboot Mode. (PCH will disable the TCO Timer system reboot feature). This function is used when running ITP/XDP.

GPIO_MOSI (Internal Pull Down):

Boot BIOS Strap Bit



0 = SPI Mode ==> Default

1 = LPC Mode




Capacity	Description	X76	PART NUMBER (R1)
	WITHOUT ON-BOARD RAM	NO_MD@	N/A
4GB	HYNIX 2666MHz (H5AN8G6NCR-VKC) S340	X7680438L81	SA0000BMN00
	HYNIX 2666MHz (H5AN8G6NCR-VKC) C340	X7680538LA1	
	MICRON 2666MHz (MT40A512M16LY-075:E) S340	X7680438L82	SA0000ARD20
	MICRON 2666MHz (MT40A512M16LY-075:E) C340	X7680538LA2	
	SAMSUNG 2666MHz (K4A8G165WC-BCTD) S340	X7680438L83	SA0000B6F00
	SAMSUNG 2666MHz (K4A8G165WC-BCTD) C340	X7680538LA3	
	N/A	N/A	N/A


Capacity	Description	GPP_B19 OBRAM_ID0	GPP_B20 OBRAM_ID1	GPP_B21 OBRAM_ID2
	WITHOUT ON-BOARD RAM	0	0	0
4GB	SAMSUNG 2666MHz (K4A8G165WC-BCTD)	0	0	1
	HYNIX 2666MHz (H5AN8G6NCR-VKC)	0	1	0
	MICRON 2666MHz (MT40A512M16LY-075:E)	0	1	1
	N/A	1	0	0
	N/A	1	0	1
	N/A	1	1	0
	N/A	1	1	1



Function	MODEL_SETTING2 (GPP_D10)
Array MIC	1
Single MIC	0





Function	MODEL_SETTING1 (GPP_D12)	MODEL_SETTING0 (GPP_D11)
C340-15	0	0
S340-15	0	1
S340-14	1	0



Function	DGPU_PRSNT (GPP_C15)
Dis	0
UMA Only	1

Table 1-26. Miscellaneous Signals on the Processor Checklist

Pin Name	System Pull-up / Pull-down	Schematics Notes	
RCIN#/GPP_AD	Pull-up to V3.35 with 10 KΩ resistor.	Driven by discrete glue logic or I/O which act as keyboard controller to generate INIT# to the processor.	
PROCPWRGD		This signal is indication of PROCPWRG00D...	
PIRQA#/GPP_A7	Pull-up to V3.35 with 8.2 KΩ ~>10 KΩ resistor...		




Place close to PCH



for RMT test



6 Layer / 8 Layer PCB



for RMT test

Card Reader

- <37> PCIE_CRX_DTX_N9
- <37> PCIE_CRX_DTX_P9
- <37> PCIE_CTX_DRX_N9
- <37> PCIE_CTX_DRX_P9

NGFF WLAN+BT

- <31> PCIE_CRX_DTX_N11
- <31> PCIE_CRX_DTX_P11
- <31> PCIE_CTX_DRX_N11
- <31> PCIE_CTX_DRX_P11

HDD

- <32> SATA_CRX_DTX_N1
- <32> SATA_CRX_DTX_P1
- <32> SATA_CTX_DRX_N1
- <32> SATA_CTX_DRX_P1

SSD1

- <32> PCIE_CRX_DTX_N13
- <32> PCIE_CRX_DTX_P13
- <32> PCIE_CTX_DRX_N13
- <32> PCIE_CTX_DRX_P13

Colony SATA

- <32> PCIE_CRX_DTX_N14
- <32> PCIE_CRX_DTX_P14
- <32> PCIE_CTX_DRX_N14
- <32> PCIE_CTX_DRX_P14

- <32> PCIE_CRX_DTX_N15
- <32> PCIE_CRX_DTX_P15
- <32> PCIE_CTX_DRX_N15
- <32> PCIE_CTX_DRX_P15

- <32> SATA_CRX_DTX_N2
- <32> SATA_CRX_DTX_P2
- <32> SATA_CTX_DRX_N2
- <32> SATA_CTX_DRX_P2




When PCIE16/SATA2 is used as SATA Port 1 (ODD), then PCIE15/SATA1B (M.2 SSD) cannot be used as SATA Port 1.

for


Security Classification		Compal Secret Data		Title	
Issued Date	2018/09/21	Deciphered Date	2019/09/21	WHL-U(7/12)PCIE,USB,SATA	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number			Rev	0.1
Custom	LA-H102P				
Date:	Thursday, October 18, 2018	Sheet	12	of	51

+1.05VALW TO +1.05V_VCCST







+1.8VALW TO +1.8VS

**I(Max) : 0.2 A(+1.8VS)
RON(Max) : 25 mohm
V drop : 0.005 V**




+1.05VALW TO +1.05VS_VCCIO

**I(Max) : 3.675 A(+1.05VS_VCCIO)
RON(Max) : 6.2 mohm
V drop : 0.019 V**




+1.2V TO +VCCPLL_OC



FOR

Security Classification		Compal Secret Data		Title	
Issued Date	2018/09/21	Deciphered Date	2019/09/21	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				WHL-U(8/12)Power	
Size	Document Number			Rev	
Custom	LA-H102P			0.1	
Date:	Thursday, October 18, 2018	Sheet	13	of 51	



16 of 20


UIC10	VCCOPC1	VCCEOPI01	AA24
X K14	VCCOPC2	VCCEOPI02	AA26
X K15	VCCOPC3	VCCEOPI03	AB25
X K17	VCCOPC4	VCCEOPI04	AD24
X K18	VCCOPC5	VCCEOPI05	AC25
X K20	VCCOPC6	VCCEOPI06	AC26
X L25	VCCOPC7	VCCEOPI07	AD24
X M24	VCCOPC8	VCCEOPI08	AD26
X M26	VCCOPC9		
X P24	VCCOPC10	VCCEOPI09	V25
X R24	VCCOPC11	VCCEOPI10	T24
X R25	VCCOPC12	VCCEOPI11	
X R26	VCCOPC13	VCCEOPI12	
X R26	VCCOPC14		
X W25	VCC_OPC_1P8_2		
X Y24	VCC_OPC_1P8_1		
X Y25	VCC_OPC_1P8_4		
X Y24	VCC_OPC_1P8_3		

CFLU-43E_BGA1528

15 of 20

VCCOPC and VCCEOPI for CFL U43e only

Security Classification	Compal Secret Data		Title	
Issued Date	2018/09/21	Deciphered Date	2019/09/21	Compal Electronics, Inc.
				WHL-U(9/12)Power
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.	Size	Document Number	Rev	0.1
		LA-H102P		
Date:	Thursday, October 18, 2018	Sheet	14	of 51




CFLU-43E_BGA1528
12 of 20




CFLU-43E_BGA1528
13 of 20

SVID ALERT



SVID DATA



Security Classification		Compal Secret Data		Title	
Issued Date	2018/09/21	Deciphered Date	2019/09/21	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				WHL-U(10/12)Power,SVID	
Size	Custom	Document Number	LA-H102P	Rev	0.1
Date:	Thursday, October 18, 2018	Sheet	15	of	51

UC1R

CR34	VSS_1	VSS_73	BL7
BT5	VSS_2	VSS_74	AE25
BY5	VSS_3	VSS_75	BM33
CP35	VSS_4	VSS_76	CM5
CM37	VSS_5	VSS_77	AE27
CK37	VSS_6	VSS_78	BM35
AW1	VSS_7	VSS_79	CM9
CM1	VSS_8	VSS_80	AE30
BD6	VSS_9	VSS_81	BM36
AY4	VSS_10	VSS_82	CM13
B34	VSS_11	VSS_83	AE7
E35	VSS_12	VSS_84	BM9
A4	VSS_13	VSS_85	CM17
AE24	VSS_14	VSS_86	AF27
AE26	VSS_15	VSS_87	BN30
AF25	VSS_16	VSS_88	CM21
AG24	VSS_17	VSS_89	AF3
AG26	VSS_18	VSS_90	BN7
AH24	VSS_19	VSS_91	CM25
AH25	VSS_20	VSS_92	AF30
B2	VSS_21	VSS_93	CM29
AE26	VSS_22	VSS_94	AF33
CM6	VSS_23	VSS_95	CM21
C37	VSS_24	VSS_96	AF36
CM1	VSS_25	VSS_97	AF4
CM2	VSS_26	VSS_98	CM5
CM37	VSS_27	VSS_99	AF7
CP2	VSS_28	VSS_100	BP25
D1	VSS_29	VSS_101	CM9
A32	VSS_30	VSS_102	AG10
F33	VSS_31	VSS_103	BP3
A3	VSS_32	VSS_104	CP1
BJ7	VSS_33	VSS_105	BP32
CJ36	VSS_34	VSS_106	CP11
A36	VSS_35	VSS_107	AH27
BK10	VSS_36	VSS_108	BP33
C14	VSS_37	VSS_109	CP13
AB27	VSS_38	VSS_110	AH28
BK2	VSS_39	VSS_111	BP4
CK1	VSS_40	VSS_112	CP15
AB3	VSS_41	VSS_113	AH29
BK26	VSS_42	VSS_114	BP7
AB30	VSS_43	VSS_115	CP19
BK3	VSS_44	VSS_116	AH30
CK4	VSS_45	VSS_117	CP21
AB33	VSS_46	VSS_118	AH31
BK33	VSS_47	VSS_119	BR19
CK7	VSS_48	VSS_120	CP27
AB36	VSS_49	VSS_121	AH33
CK2	VSS_50	VSS_122	BR25
AB4	VSS_51	VSS_123	AH35
BK7	VSS_52	VSS_124	CP37
CM13	VSS_53	VSS_125	AJ25
AB7	VSS_54	VSS_126	BT15
BL25	VSS_55	VSS_127	AJ28
CM17	VSS_56	VSS_128	BT16
AC10	VSS_57	VSS_129	CP9
BL28	VSS_58	VSS_130	AJ7
CM21	VSS_59	VSS_131	CR2
AC27	VSS_60	VSS_132	AK3
BL23	VSS_61	VSS_133	CR36
CM25	VSS_62	VSS_134	AK33
AC30	VSS_63	VSS_135	D21
BL30	VSS_64	VSS_136	AK36
CM29	VSS_65	VSS_137	BT25
BL31	VSS_66	VSS_138	D25
CM31	VSS_67	VSS_139	AK4
AD33	VSS_68	VSS_140	BT28
BL32	VSS_69	VSS_141	AK4
CM33	VSS_70	VSS_142	BT29
AD35	VSS_71	VSS_143	D5
	VSS_72	VSS_144	AL29

CFLU-43E_BGA1528

17 of 20

UC1S

BT35	VSS_145	VSS_217	BY25
D6	VSS_146	VSS_218	J18
AL32	VSS_147	VSS_219	AU32
BM33	VSS_148	VSS_220	BY28
D8	VSS_149	VSS_221	J21
AL7	VSS_150	VSS_222	AV25
D9	VSS_151	VSS_223	BY33
AM10	VSS_152	VSS_224	J24
BU11	VSS_153	VSS_225	AU28
E23	VSS_154	VSS_226	BY35
AM28	VSS_155	VSS_227	J33
E27	VSS_156	VSS_228	AV3
AM33	VSS_157	VSS_229	BY36
BU23	VSS_158	VSS_230	J36
E29	VSS_159	VSS_231	AV33
AM35	VSS_160	VSS_232	J6
E31	VSS_161	VSS_233	AV36
BU25	VSS_162	VSS_234	K21
E33	VSS_163	VSS_235	AV4
AN25	VSS_164	VSS_236	C21
BU7	VSS_165	VSS_237	K22
E9	VSS_166	VSS_238	AV6
AN28	VSS_167	VSS_239	C25
BV11	VSS_168	VSS_240	K24
F12	VSS_169	VSS_241	AV8
AN29	VSS_170	VSS_242	C29
F15	VSS_171	VSS_243	K25
AN30	VSS_172	VSS_244	AW28
F18	VSS_173	VSS_245	C33
AN3	VSS_174	VSS_246	K27
BV3	VSS_175	VSS_247	AW29
F2	VSS_176	VSS_248	C4
AN7	VSS_177	VSS_249	K28
BV31	VSS_178	VSS_250	AV3
F21	VSS_179	VSS_251	C9
AN8	VSS_180	VSS_252	K29
BV33	VSS_181	VSS_253	AW30
E24	VSS_182	VSS_254	CA11
BV4	VSS_183	VSS_255	K3
F4	VSS_184	VSS_256	AW31
AP3	VSS_185	VSS_257	CA15
BP7	VSS_186	VSS_258	K30
BP11	VSS_187	VSS_259	AY33
AP3	VSS_188	VSS_260	CA22
BP15	VSS_189	VSS_261	K31
CA1	VSS_190	VSS_262	AY35
AP36	VSS_191	VSS_263	B12
CA27	VSS_192	VSS_264	B12
AP44	VSS_193	VSS_265	K4
AR28	VSS_194	VSS_266	BP5
G33	VSS_195	VSS_267	CA25
G35	VSS_196	VSS_268	K9
G36	VSS_197	VSS_269	B18
AT33	VSS_198	VSS_270	CB11
BW24	VSS_199	VSS_271	L27
G9	VSS_200	VSS_272	B21
AT35	VSS_201	VSS_273	L33
H21	VSS_202	VSS_274	B23
AT36	VSS_203	VSS_275	L35
AT37	VSS_204	VSS_276	B25
BW7	VSS_205	VSS_277	CB18
H27	VSS_206	VSS_278	L36
AK33	VSS_207	VSS_279	B27
BY11	VSS_208	VSS_280	CB19
AU10	VSS_209	VSS_281	L6
BY15	VSS_210	VSS_282	B29
H9	VSS_211	VSS_283	CB2
AU28	VSS_212	VSS_284	N25
BY22	VSS_213	VSS_285	B31
J12	VSS_214	VSS_286	CB20
AU29	VSS_215	VSS_287	N27
J15	VSS_216	VSS_288	CB25
		VSS_289	

CFLU-43E_BGA1528

18 of 20

UC1T

N6	VSS_290	VSS_362	CF23
B37	VSS_291	VSS_363	V4
CB33	VSS_292	VSS_364	BY30
P10	VSS_293	VSS_365	CF28
B5	VSS_294	VSS_366	W10
CB33	VSS_295	VSS_367	BE31
BP	VSS_296	VSS_368	CP3
B7	VSS_297	VSS_369	W17
CB4	VSS_298	VSS_370	CF4
P33	VSS_299	VSS_371	W30
B9	VSS_300	VSS_372	BF3
CB7	VSS_301	VSS_373	CG33
P36	VSS_302	VSS_374	W7
BA10	VSS_303	VSS_375	BF33
CP11	VSS_304	VSS_376	CG7
P4	VSS_305	VSS_377	BF36
BA28	VSS_306	VSS_378	V26
P7	VSS_307	VSS_379	BF4
BA3	VSS_308	VSS_380	CH31
CA20	VSS_309	VSS_381	Y27
R21	VSS_310	VSS_382	BG25
BE4	VSS_311	VSS_383	Y30
CB25	VSS_312	VSS_384	BG28
B28	VSS_313	VSS_385	CJ11
BB33	VSS_314	VSS_386	Y33
CC28	VSS_315	VSS_387	CJ14
R29	VSS_316	VSS_388	Y35
BB36	VSS_317	VSS_389	BH28
CC31	VSS_318	VSS_390	CJ19
R30	VSS_319	VSS_391	Y
BB4	VSS_320	VSS_392	BH29
CC7	VSS_321	VSS_393	CJ23
R31	VSS_322	VSS_394	BH32
BC25	VSS_323	VSS_395	CJ28
CD11	VSS_324	VSS_396	BH33
T27	VSS_325	VSS_397	CG33
CD12	VSS_326	VSS_398	BH35
T30	VSS_327	VSS_399	CJ35
BC29	VSS_328	VSS_400	BR19
CD14	VSS_329	VSS_401	BY18
T33	VSS_330	VSS_402	BY19
T35	VSS_331	VSS_403	OC16
BC32	VSS_332	VSS_404	BU16
OD24	VSS_333	VSS_405	CC14
T36	VSS_334	VSS_406	BR22
CD25	VSS_335	VSS_407	BU20
B7	VSS_336	VSS_408	OD20
CC8	VSS_337	VSS_409	BT14
CE33	VSS_338	VSS_410	BP12
U26	VSS_339	VSS_411	CB24
BD28	VSS_340	VSS_412	CC24
CE35	VSS_341	VSS_413	J5
U7	VSS_342	VSS_414	
BD33	VSS_343	VSS_415	U24
CE36	VSS_344	VSS_416	BD7
V26	VSS_345	VSS_417	AR4
BD35	VSS_346	VSS_418	AU4
CE7	VSS_347	VSS_419	BA6
V27	VSS_348	VSS_420	BC4
BD36	VSS_349	VSS_421	BE4
CF11	VSS_350	VSS_422	BE5
L34	VSS_351	VSS_423	BA4
BE10	VSS_352	VSS_424	BD4
CF14	VSS_353	VSS_425	BG4
V30	VSS_354	VSS_426	CJ2
BE28	VSS_355	VSS_427	CJ3
V33	VSS_356	VSS_428	AM5
BE29	VSS_357	VSS_429	GM4
V33	VSS_358	VSS_430	AC5
CF2	VSS_359	VSS_431	AG5
V36	VSS_360	VSS_432	CR6
BE3	VSS_361	VSS_433	

CFLU-43E_BGA1528


19 of 20

FORN


FORN

FORN

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/09/21	Deciphered Date	2019/09/21	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				WHL-U(11/12)GND	
Size	Document Number			Rev	
Custom	LA-H102P			0.1	
Date:	Thursday, October 18, 2018	Sheet	16	of	51



DFX Privacy Strap	
CFG3	1 : Disabled; Set DFX disable bit in debug interface MSR
	0 : Enabled; Set DFX enable bit in debug interface MSR
Display Port Presence Strap	
CFG4	1 : Disabled; No Physical Display Port at attached Embedded Display Port
	0 : Enabled; An external Display Port device is connected to the Embedded Display Port





Follow Intel suggestion reserve TP


for DRAFT REVIEW

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/09/21	Deciphered Date	2019/09/21	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				WHL-U(12/12)CFG,RSVD	
Size Custom	Document Number	LA-H102P		Rev	0.1
Date:	Thursday, October 18, 2018	Sheet	17 of 51		


Interleaved Memory



Co-layer for SDP / DDP Memory DIE







CLOCK TERMINATION



On Board RAM - Data Mapping


U4	DQ	U2	DQ	U3	DQ	U1	DQ
DQL0	D13	DQL0	D29	DQL0	D43	DGL0	D60
DQL1	D12	DQL1	D25	DQL1	D40	DGL1	D61
DQL2	D11	DQL2	D27	DQL2	D42	DGL2	D62
DQL3	D8	DQL3	D24	DQL3	D41	DGL3	D57
DQL4	D10	DQL4	D30	DQL4	D47	DGL4	D58
DQL5	D9	DQL5	D28	DQL5	D45	DGL5	D56
DQL6	D14	DQL6	D31	DQL6	D46	DGL6	D59
DQL7	D15	DQL7	D26	DQL7	D44	DGL7	D63
DQU0	D6	DQU0	D22	DQU0	D38	DQU0	D50
DQU1	D1	DQU1	D17	DQU1	D37	DQU1	D52
DQU2	D7	DQU2	D23	DQU2	D35	DQU2	D51
DQU3	D5	DQU3	D20	DQU3	D32	DQU3	D48
DQU4	D3	DQU4	D19	DQU4	D33	DQU4	D54
DQU5	D4	DQU5	D16	DQU5	D36	DQU5	D53
DQU6	D2	DQU6	D18	DQU6	D39	DQU6	D55
DQU7	D0	DQU7	D21	DQU7	D34	DQU7	D49



FOR





Security Classification	Compal Secret Data		Title
Issued Date	2018/09/21	Deciphered Date	2019/09/21
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			DDR4 MISC Size Document Number Custom Date: Thursday, October 18, 2018 Sheet 19 of 51

Standard Type
2-3A to 1 DIMMs/channel




Layout Note:
Place near JDIMM1

Note:
Check voltage tolerance of VREF_DQ at the DIMM socket




JDIMM1 ADDRESS (PLACE CLOSE TO DIMM)



for

LCD POWER SWITCH




CAMERA POWER CIRCUIT




DISPLAY OFF




HOT PLUG DETECT











eDP CONNECTOR



Touch Screen POWER CIRCUIT













Security Classification	Compal Secret Data		Title	
Issued Date	2018/09/21	Deciphered Date	2019/09/21	eDP / Camera / MIC
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 0.1
Customer	Document Number	Date:	Sheet	of
	LA-H102P	Thursday, October 18, 2018	28	51



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/09/21	Deciphered Date	2019/09/21	Title	
				HDMI Level shifter PS8407A	
				Size	Document Number
				LA-H102P	
				Date:	Thursday, October 18, 2018
				Sheet	29 of 51
				Rev	0.1

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



HDMI






Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/09/21	Deciphered Date	2019/09/21	Title
				HDMI
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size	Document Number	Rev
		Custom	LA-H102P	0.1
		Date:	Thursday, October 18, 2018	Sheet 30 of 51

NGFF WLAN /BT(Key E)

NGFF Wireless LAN / BT (Key E) [PCIe+USB/CNVi]





Jefferson Peak:1360mA@peak
Thunder_Peak_2:1100mA@peak




The connectivity module power supply pin shall be connected directly to the rail DSI From 567240 Intel_Wireless_AC_9560_Jefferson_Peak_EPS_Rev1.1

PCH EDS : M.2 Mode Select
GPP_F6/CNV_RGL_DT
0 = Integrated CNVi enable.
1 = Integrated CNVi disable.



Security Classification	Compal Secret Data		Title	
Issued Date	2018/09/21	Deciphered Date	2019/09/21	NGFF WLAN / BT
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 0.1
Date: Thursday, October 18, 2018				Sheet 31 of 51


SSD(TYPE M)




NGFF_SSD_PEDET#
H : PCIE Interface
L : SATA Interface
 Fellow 543016_SKL_U_Y_PDG_0_9

SATA HDD

For Power consumption Measurement




SATA HDD Conn.



for


Security Classification	Compal Secret Data		Title		Compal Electronics, Inc.	
Issued Date	2018/09/21	Deciphered Date	2019/09/21	SSD/HDD		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-H102P	0.1
				Date:	Thursday, October 18, 2018	Sheet 32 of 51

ALC3287




wide 40MIL


+5VS --> +5VDDA_CODEC




+3.3VS --> +IOVDD_CODEC




+3VS --> +3VDD_CODEC




+1.8VS --> +1.8VDD_CODEC




PC BEEP




Speaker



ESD




EMI




W=40mils

Combo Jack (Normal Open)



Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2018/09/21	Deciphered Date	2019/09/21	HD Audio Codec ALC3287	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Rev	Customer		
	LA-H102P	0.1			
Date:	Thursday, October 18, 2018	Sheet	33	of	51





EMI

Keyboard BackLight_SELECT


Function	KB_ID
KBL	1
NO KBL	0

PH on KB side




Security Classification	2018/09/21	Deciphered Data	2019/09/21	Title Compal Electronics, Inc. EC KB9022QD	
	Issued Date				
	2018/09/21				
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size	Rev
				Document	Number
				Date:	Thursday, October 18, 2018
				Sheet	34 of 51


Finger printer




Keyboard




Touch Pad



Keyboard Backlight




BATT LED



Security Classification	Compal Secret Data		Title	
Issued Date	2018/09/21	Deciphered Date	2019/09/21	KBL/KBD/LED/TP/HS Conn.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Document Number	Customer	Rev	0.1
Date:	Thursday, October 18, 2018	Sheet	35	of 51

G-Sensor





Thermal Sensor


Hall Sensor

for C340


for S340 14"



THERMISTOR




FAN




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/09/21	Deciphered Date	2019/09/21	Title
				FAN / Thermal Sensor
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev
Size	Document	Number	Rev	0.1
Custom	LA-H102P			
Date:	Thursday, October 18, 2018	Sheet	36	of 51


TYPE-C - CC+MUX (RTS5448-GR)




MUX MISC.



	M1	M0	Note
Rp: 900mA	0	1	RT4/RT13 mount, RT12/RT5 don't mount
Rp: 1.5A	1	0	RT12/RT5 mount, RT4/RT13 don't mount
Rp: 3.0A	1	1	RT12/RT13 mount, RT4/RT5 don't mount



For C_VBUS (Power Switch Enable Pin)




For C_VBUS (Power Switch OCP Pin)


Power switch enable pin	Note
Low Active	RT7/RT10 mount
High Active	RT10 mount, RT7 don't mount

Power switch OCP pin	Note
Low Active	RT8/RT11 mount
High Active	RT11 mount, RT8 don't mount


TYPE-C CONNECTOR




USB2.0



ESD COMPONENTS





DC to DC



DISCHARGE CIRCUIT



For +1.8VALW Discharge

MISC.




for DRAFT

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/09/21	Deciphered Date	2019/09/21	Title
				DC to DC / Discharge / MISC
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number Rev Custom LA-H102P 0.1
Date:	Thursday, October 18, 2018	Sheet	39	of 51




for DFT review

Security Classification	Compal Secret Data			<i>Compal Electronics, Inc.</i>	
Issued Date	2018/04/09	Deciphered Date	2019/04/09	Title PWR- DCIN / Vin Detector	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number KBL
				Date	Thursday, October 18, 2018




PH201 under CPU bottom side :
CPU thermal protection at 93 +-3 degree C
Recovery at 56 +-3 degree C



for DEF review

Security Classification	Compal Secret Data		Title			
Issued Date	2018/04/09	Deciphered Date	2019/04/09	Compal Electronics, Inc.		
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size Custom	Document Number KBL	Rev 0.1
				Date: Thursday, October 18, 2018		Sheet 41 of 54

Module model information
ISL95520A_Hybrid_Boost_V2.mdd



Protection for reverse input

Vgs = 20V
Vds = 60V
Id = 250mA

Rds(on) = 15.8mohm max
Vgs = 20V
Vds = 30V
ID = 10.5A (Ta=70C)

max Power loss 0.22W for 90W; 0.12W for 65W system; 0.05W for 45W
CSR rating: 1W
VCSIP-VCSIN spec < 81mV

Rds(on) = 32mohm max
Vgs = 20V
Vds = 30V
ID = 8A (Ta=70C)

Support max charge 3.5A
Power loss: 0.245W
CSR rating: 1W
VCSPP-VCSIN spec < 81mV

Need check the SOA for inrush

PR729 and PR732 are ACDET set ting base on your project to set

0x3CH <BIT9> PSYS current gain
Rs1 = 10mΩ and Rs2 = 5mΩ or Rs1 = 10mΩ and Rs2 = 1mΩ
BIT0 = 1.14uA/W
BIT1 = 0.285uA/W

Rs1 = 20mΩ and Rs2 = 10mΩ or Rs1 = 20mΩ and Rs2 = 2mΩ
BIT0 = 2.28uA/W
BIT1 = 0.57uA/W

IpSys = KPSYS x (VADP + IADP + VBAT + IBAT)
R_Psys = 1.2V / IpSys
KPSYS = 1.14uA/W
adapter wattage = 45W
Battery wattage = 40Wh
IpSys = 1.14 x (45+40) = 96.9uA
R_Psys = 1.2V / 96.9uA = 12.3K-ohm.

adapter wattage = 65W
Battery wattage = 40Wh
IpSys = 1.14 x (65+40) = 119.7uA
R_Psys = 1.2V / 96.9uA = 10K-ohm.

Design Notes
For 45W/65W /90W system, 2S/3S/4S battery
Maximum Charging current 3.5A
Maximum Battery discharge power 55W
#Register Setting
1. 0X3DH bit10 set 0 (default 1) to enable turbo boost function
2. Disable turbo when AC only
#Circuit Design
1. ACLIM and CCLIM are devider voltage control.
2. Use 7X7 choke and 3X3 H/L side MOSFET
Charge current 3A
Power loss = 1.79W (H/S=0.277W/L/S=1.2738W choke=0.297W)
Power density = 0.61 (23.65)
#Protect function
1. ACVPP = VCC voltage < 24V
2. SMBus timeout: 0X3DH bit15 set 0 (default 0) to enable 17s (default).
3. ACOC: 0X3CH bit4 set release adapter limit function (default: Enable).
4. CHOCOP: based on charge current setting
5. BATOVP: 4.6V/Cell
6. BATLOWV: No.
7. TSHUT: 150C

(Rs1 = 10mΩ and Rs2 = 5mΩ or Rs1 = 20mΩ and Rs2 = 10mΩ).
CC_LIM = VccLIM / 64 x Rs2

(Rs1 = 10mΩ and Rs2 = 10mΩ or Rs1 = 20mΩ and Rs2 = 20mΩ).
CC_LIM = VccLIM / 32 x Rs2

AC_LIM = Vac_LIM / 32 x Rs1


Battery current limited by CCLim ~ 3.89A.
Adapter current limited by ACLim ~ 4.33A.
(PR719 and PQ741 are for change ACLim when AC in)

Security Classification		Compal Secret Data		Title	
Issued Date	2014/11/05	Deciphered Date	2014/12/15	PWR_CHARGER	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size	Document Number	Rev 0.1	
Date:	Thursday, October 18, 2018	Sheet	42 of 54		


FORN

Module model information

SY8286B_V3_single.mdd
SY8286B_V3_dual.mdd



Module model information
SY8286C_V3_single.mdd
SY8286C_V3_dual.mdd




Security Classification	Compal Secret Data	
Issued Date	2018/04/09	Deciphered Date
		2019/04/09
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		

Compal Electronics, Inc.		
Title	+3VALW/+5VALW	
Size	Document Number	Rev
Custom		0.1
Date:	Thursday, October 18, 2018	Sheet 43 of 54

Module model information

RT8207P_single_V3.mdd For Single layer
RT8207P_dual_V3.mdd For Dual layer



Pin19 need pull separate from +1.85VP
If you have +1.35V and +0.675V sequence question,
you can change from +1.35V to +1.35VS.

0.675Volt +/- 5%
TDC 0.7A
Peak Current 1A

Mode	Level	+0.675VSP	VTTREF_1.35V
S5	L	off	off
S3	L	off	on
S0	H	on	on


Note: S3 - sleep ; S5 - power off

Choke: 7x7x3
Rdc=6.7mohm (Typ), 7.4mohm (Max)
Switching Frequency: 540kHz
Ipeak=8A
Iocp=9.6A
OVP: 113%~120%
VFb=0.75V, Vout=1.3545V

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/04/09	Deciphered Date	2019/04/09	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				RT8207P	
Date:	Thursday, October 18, 2018	Sheet	44	of	54

Module model information


APL5930_V2.mdd



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/04/09	Deciphered Date	2019/04/09	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				APL5930
Size Document Number			Rev	
KBL			0.1	
Date:	Thursday, October 18, 2018	Sheet	45 of 54	

Module model information

SY8286_V2_single.mdd
SY8286_V2_dual.mdd




$V_{out} = 0.6V * \left(1 + \frac{R1}{R2}\right)$
 $= 0.6 * \left(1 + \left(\frac{10K}{22K}\right)\right)$
 $V_{out} = 1.05V$

for DEFINITIVE

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2018/04/09	Deciphered Date	2019/04/09	Title	SY8286	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Date:	Thursday, October 18, 2018	Sheet 46 of 54

Module model information
 RT3602AE_U22_RU42_colay_V1A.mdd for IC portion
 RT3602AE_U22_RU42_colay_V1B.mdd for SW portion



PRZ1 and PRZ22 are for debug only.
 VCCCORE_SENSE and VSSCORE_SENSE need other resistor at HW side.





	Ra	Rb/Rc
U22	N/A	Stuff
U42	Stuff	N/A

PRZ41 and PRZ21 are for debug only.
 VCCCORE_SENSE and VSSCORE_SENSE need other resistor at HW side.

PRZ59 and PRZ60 are for debug only.
 VCCGT_SENSE and VSSGT_SENSE need other resistor at HW side.

Set DRIVEN output function at PS4. Set to 5V. DRIVEN is floating, and set to GND. DRIVEN is low at PS4.

FOR DESIGN



H/S AON6280:
 R DS(ON) (at V GS =10V) < 6.8m
 R DS(ON) (at V GS =4.5V) < 10.5m

L/S AON6214:
 R DS(ON) (at V GS =10V) < 6.8m
 R DS(ON) (at V GS =4.5V) < 3.5m

VCC_CORE
 FSW=450kHz
 Choke=0.15uH
 DCR=0.67 mohm +/- 5%

VCC_GT
 FSW=450kHz
 Choke=0.15uH
 DCR=0.67 mohm +/- 5%



VCC_SA
 FSW=600kHz
 DCR=6.2 mohm +/- 5%

U22
 LI=2.4 mohm
 TDC=21A
 ICCMAX=32A
 OCP=40A


U42
 LI=2.4 mohm
 TDC=12A
 ICCMAX=64A
 OCP=70A

U22
 LI=10.3 mohm
 TDC=4A
 ICCMAX=5A
 OCP=10A

U42
 LI=10.3 mohm
 TDC=8A
 ICCMAX=5A
 OCP=10A



Security Classification		Compel Secret Data		Compel Electronics, Inc.	
Issued Date	2018/04/09	Deciphered Date	2019/04/09	Title	CPU Power stage
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPEL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THESE DRAWINGS ARE TO BE KEPT IN STRICT CONFIDENCE AND NOT TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, WITHOUT THE WRITTEN CONSENT OF COMPEL ELECTRONICS, INC.					
Rev	Document Number				Rev
D.1					D.1
Date	Thursday, October 18, 2018	Sheet	48	of	54



2018/08/15
 VCORE Output Capacitor:
 U42
 22uF_0603*41
 1uF_0201*35
 220uF *2
 UNPOP
 22_0603*1

Security Classification	Compal Secret Data		Title	
Issued Date	2018/10/10	Deciphered Date	2018/11/04	EH5AW M/B LA-G521P
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT OR REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 0.1
Date: Thursday, October 18, 2018				Sheet 49 of 54

Version change list (P.I.R. List)

Item	Reason for change	PG#	Modify List	Date	Phase
1	change 3V,5V BS 0 ohm to short pad		change PPR401 and PR405 to 0 ohm	0814	SIV
2	change DDR choke size from 7X7X3 to 5X5X3		change PL502 size to 5X5X3	0814	SIV
3	change VTT cap size to 0603		change PC506 to 22uF 0603	0820	SIV
4	change 1.8V and 2.5V to APL5934BKAI		change PU601and PU602 to APL5934BKAI	0820	SIV
5	Remove +0.6VSP cap PC507 PC508		Remove +0.6VSP cap PC507 PC508	0821	SIV
6	thermal test result		PU702 change from LDO to converter	0823	SIV
7	sourcer requirement		PC846 PC847 PC848 PC849 PC850 change to 0201	0824	SIV
8				0824	SIV
9					
10					
11					
12					
13					
14					
15					
16					
17					
18					

for DEFERRED REVIEW

Security Classification		Compal Secret Data		Title	
Issued Date	2018/04/09	Deciphered Date	2019/04/09	PIR (PWR)	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size	Rev
				Custom	0.1
				Date:	Thursday, October 18, 2018
				Sheet	52 of 54

Item	Reason for change	PG#	Modify List	Date	Phase
1	ME request	0	Modify Hole to correct type	2018/03/23	EVT
2	Intel request		Reserve RC164, RC165 for CNVi		
3	ME request		Change smail Clip footprint		
4	Layout impact		Delete RF By-Pass / Cross Moat Caps		
5	Not support one-key battery function on USB		Delete USB_DETECT#		
6	Common design		Swap PCIE between WALN and HDD		
7	Intel DDR request		Add CU25		
8	Follow FAN SPEC		Change FAN connector pin define		
9	EMI request		CA23,CA27 change to RA31,RA32		
10	EMI request		RA7 change PN to SMO1000NY00		
11	NV request		UV20.5 change to +1.8V6S_+3V6S_AON		
12	Customer request		Add P29-HDMI Level shifter_PS8407A		
13	ME request		Add UHS1,CHS1,CHS2 and modify JIO1 pin define		
14	Layout request		Swap DDR pin define		
15	Intel request		Modify RC17 value		
16	ME request		Add LED2,RS4		
17	SW request		WL_OFF# change to GPP_E4		
18	Common request		Modify JIO1,JEDP1 pin define for S/B layout, add R330-R3332 and delete D2		
19	HW request		Modify R113,R114 value		
20	Layout request		Delete H16		
21	ME request		Add LED3 and change LED2		
22					
23					
24					
25					
26					
27					
28					
29					
30					
31					

FOR DEFERRED REVIEW