

# MOS INTEGRATED CIRCUITS Phase-out/Discontinued μPD78F9116

### 8-BIT SINGLE-CHIP MICROCONTROLLER

The  $\mu$ PD78F9116 is  $\mu$ PD789114 sub-series products of the 78K/0S series.

Flash memory can be written or erased electrically without having to remove it from board. Therefore, the  $\mu$ PD78F9116 is best suited for prototypes in system development, low-volume production, or systems likely to be upgraded frequently.

The functions of these microcontrollers are described in the following user's manual. Refer to this manual when designing a system based on any of these microcontrollers.

 $\mu$ PD789134 Sub-Series User's Manual : To be created 78K/0S Series User's Manual, Instruction : U11047E

#### FEATURES

- Pin-compatible with masked ROM products (other than the VPP pin)
- Flash memory: 16 Kbytes
- Internal high-speed RAM: 256 bytes
- Built-in two 8-bit multipliers: 16 bits
- Variable minimum instruction execution time: From high-speed (0.4 μs) to low-speed (1.6 μs) (operation with the main system clock running at 5.0 MHz)
- 20 I/O ports
- Serial interface channel: Switchable between three-wire serial I/O and UART modes
- Four-channel A/D converters with an 10-bit resolution
- Three timers:
- 16-bit timer 20
- 8-bit timer/event counter 80
- Watchdog timer
- Power supply voltage VDD: 1.8 to 5.5 V

#### APPLICATIONS

Cleaners, washing machines, refrigerators, and battery chargers


#### ORDERING INFORMATION

Part number	Package
μPD78F9116CT	28-pin plastic shrink DIP (400 mil)
μPD78F9116GS	30-pin plastic shrink SOP (300 mil)

The information contained in this document is being issued in advance of the production cycle for the device. The parameters for the device may change before final production or NEC Corporation, at its own discretion, may withdraw the device prior to its production.

#### 78K/0S SERIES DEVELOPMENT

The 78K/0S series products are shown below. The sub-series names are indicated in frames.



**Preliminary Product Information** 

μPD78F9116

**Phase-out/Discontinued** 

The following table lists the major differences in functions between the sub-series.

	Function ROM size		8-bit	10-bit	Serial	I/O	Minimum	Remarks				
Sub-series			8-bit	16-bit	Clock	WDT	A/D	A/D	interface		V <sub>DD</sub> value	. tomanio
Small-scale	μPD789026	4 K-16 K	1 ch	1 ch	-	1 ch	-	-	1 ch (UART: 1 ch)	34 pins	1.8 V	-
general purpose	μPD789034	2 K-4 K	-							28 pins		
	μPD789014	2 K-4 K	2 ch	-						22 pins		
Small-scale, general-	μPD789217	16 K-24 K	3 ch	1 ch	1 ch	1 ch	-	8 ch	2 ch UART: 1 ch	31 pins	1.8 V	RC-oscillator version, with
purpose	μPD789207						8 ch	-	_SMB : 1 ch_			built-in EEPROM
applications and A/D	μPD789197						-	8 ch				With built-in
function	μPD789187						8 ch	-				EEPROM
	μPD789177						-	8 ch				-
	μPD789167						8 ch	-				
	μPD789134	2 K-8 K	1 ch		-		-	4 ch	1 ch (UART: 1 ch)	20 pins		RC-oscillator
	μPD789124						4 ch	-				version
	μPD789114						-	4 ch				-
	μPD789104						4 ch	-				
LCD driving	μPD789417	12 K-24 K	3 ch	1 ch	1 ch	1 ch	-	7 ch	1 ch (UART: 1 ch)	43 pins	1.8 V	-
	μPD789407						7 ch	-				
ASSP	μPD789800	8 K	2 ch	-	-	1 ch	-	-	2 ch (USB: 1 ch)	31 pins	4.0 V	-
	μPD789810	6 K	-						-	1 pin	1.8 V	With built-in EEPROM

#### FUNCTIONS

lte	em	Function		
Built-in memory	Flash memory	16 Kbytes		
	High-speed RAM	256 bytes		
Minimum instruction	execution time	0.4/1.6 $\mu$ s (operation with main system clock running at 5.0 MHz)		
General-purpose reg	isters	8 bits × 8 registers		
Instruction set		<ul><li>16-bit operations</li><li>Bit manipulations (such as set, reset, and test)</li></ul>		
Multiplier		8 bits $\times$ 2 = 16 bits		
I/O ports		Total of 20 port pins		
		<ul> <li>4 CMOS input pins</li> <li>12 CMOS input/output pins</li> <li>4 N-channel open-drain pins (withstand voltage of 12 V)</li> </ul>		
A/D converters		Four channels with 10-bit resolution		
Serial interface		Switchable between three-wire serial I/O and UART modes		
Timers		<ul> <li>16-bit timer 20</li> <li>8-bit timer/event counter 80</li> <li>Watchdog timer</li> </ul>		
Timer output		One output		
Vectored interrupt	Maskable	6 internal and 3 external interrupts		
sources	Non-maskable	Internal interrupt		
Power supply voltage		V <sub>DD</sub> = 1.8 to 5.5 V		
Operating ambient te	mperature	T <sub>A</sub> = -40 to +85 °C		
Package		<ul> <li>28-pin plastic shrink DIP (400 mil)</li> <li>30-pin plastic shrink SOP (300 mil)</li> </ul>		


## CONTENTS

1.	PIN CONFIGURATION (TOP VIEW)	6
2.	BLOCK DIAGRAM	8
3.	DIFFERENCES BETWEEN THE $\mu$ PD78F9116 AND MASKED ROM PRODUCTS	9
4.	PIN FUNCTIONS	10
	4.1 Port Pins	10
	4.2 Non-Port Pins	11
	4.3 Pin Input/Output Circuits and Handling of Unused Pins	12
5.	MEMORY SPACE	14
6.	FLASH MEMORY PROGRAMMING	15
	6.1 Selecting the Transmission Method	15
	6.2 Flash Memory Programming Functions	16
	6.3 Connecting the Flashpro II	16
	6.4 Settings for the Flashpro II	18
7.	INSTRUCTION SET	19
8.	ELECTRICAL CHARACTERISTICS	22
9.	PACKAGE DRAWINGS	34
AP	PENDIX A DEVELOPMENT TOOLS	36
AP	PENDIX B RELATED DOCUMENTS	37



#### 1. PIN CONFIGURATION (TOP VIEW)

 28-pin plastic shrink DIP (400 mil) μPD78F9116CT



Cautions 1. Connect the VPP pin directly to the Vss pin.

- 2. Connect the AVDD pin to the VDD pin.
- 3. Connect the AVss pin to the Vss pin.

**Preliminary Product Information** 



 30-pin plastic shrink SOP (300 mil) μPD78F9116GS

P23/INTP0/CPT20/SS20 ○►	1 30	← P22/SI20/RxD20
P24/INTP1/TO80/TO20 ○	2 (29)	← P21/SO20/TxD20
P25/INTP2/TI80 ○ <del></del> >	3 28	← P20/SCK20/ASCK20
AVDD O	4 27	<b>→</b> ⊃ P11
P60/ANI0 ○	5 26	←→○ P10
P61/ANI1 ○	6 25	O Vdd
P62/ANI2 ○	7 24	──── ── Vss
P63/ANI3 ○►	8 23	<b>-</b> —○ X1
AVss O	9 22	○ X2
NC 0	10 21	
P50 ○ <del>&lt; →</del>	11 20	O Vpp
P51 ○ <del></del> >	12 19	← → ○ RESET
P52 ○ <del></del> ►	13 18	<b>→</b> ⊃ P03
P53 O <del></del>	14 17	← → O P02
P00 O	15 16	← → O P01


Cautions 1. Connect the VPP pin directly to the Vss pin.

- 2. Connect the AVDD pin to the VDD pin.
- 3. Connect the AVss pin to the Vss pin.

ANI0-ANI3	: Analog Input	RESET	: Reset
ASCK20	: Asynchronous Serial Input	RxD20	: Receive Data
AVdd	: Analog Power Supply	SCK20	: Serial Clock
AVss	: Analog Ground	SI20	: Serial Input
CPT20	: Capture Trigger Input	SO20	: Serial Output
INTP0-INTP2	: Interrupt from Peripherals	SS20	: Chip Select Input
NC	: Non-connection	TI80	: Timer Input
P00-P03	: Port0	TO20, TO80	: Timer Output
P10, P11	: Port1	TxD20	: Transmit Data
P20-P25	: Port2	Vdd	: Power Supply
P50-P53	: Port5	Vpp	: Programming Power Supply
P60-P63	: Port6	Vss	: Ground
		X1, X2	: Crystal 1, 2

μPD78F9116

#### 2. BLOCK DIAGRAM



#### 3. DIFFERENCES BETWEEN THE $\mu$ PD78F9116 AND MASKED ROM PRODUCTS

The  $\mu$ PD78F9116 is produced by replacing the internal ROM of the masked ROM product with flash memory. Table 3-1 lists the differences between the  $\mu$ PD78F9116 and masked ROM products.

#### Table 3-1. Differences between the $\mu$ PD78F9116 and Masked ROM Products

Item		Flash memory product	Masked ROM produ			
		μPD78F9116	μPD789111	μPD789112	μPD789114	
Internal	ROM	16 Kbytes	16 Kbytes 2 Kbytes 4 Kbytes		8 Kbytes	
memory	High-speed RAM	256 bytes				
IC pin		Not provided		Provided		
VPP pin		Provided	Not provided			
Electrical	characteristics	May differ between th	ne flash memory produc	t and masked ROM pro	ducts.	

#### 4. PIN FUNCTIONS

#### 4.1 Port Pins

Pin name	I/O	Function	When reset	Also used as
P00-P03	I/O	Port 0 4-bit input/output port Can be set to either input or output in 1-bit units When used as an input port, whether the built-in pull-up resistor is to be used can be specified by software.	Input	-
P10, P11	I/O	Port 1 2-bit input/output port Can be set to either input or output in 1-bit units When used as an input port, whether the built-in pull-up resistor is to be used can be specified by software.	Input	-
P20 P21 P22 P23 P24 P25	I/O	Port 2 6-bit input/output port Can be set to either input or output in 1-bit units When used as an input port, whether the built-in pull-up resistor is to be used can be specified by software.	Input	SCK20/ASCK20           SO20/TxD20           SI20/RxD20           INTP0/CPT20           /SS20           INTP1/T080/T020           INTP2/TI80
P50-P53	I/O	Port 5 4-bit N-ch open-drain input/output port Can be set to either input or output in 1-bit units	Input	-
P60-P63	Input	Port 6 4-bit input-only port	Input	ANIO-ANI3

#### 4.2 Non-Port Pins

Pin name	I/O	Function	When reset	Also used as
INTP0	Input	External interrupt input for which effective edges	Input	P23/CPT20/SS20
INTP1		(rising and/or falling edges) can be specified		P24/TO80/TO20
INTP2				P25/TI80
SI20	Input	Serial data input to serial interface	Input	P22/RxD20
SO20	Output	Serial data output from serial interface	Input	P21/TxD20
SCK20	I/O	Serial clock input/output for serial interface	Input	P20/ASCK20
ASCK20	Input	Serial clock input to asynchronous serial interface	Input	P20/SCK20
SS20	Input	Chip select input to serial interface	Input	P23/CPT20/INTP0
RxD20	Input	Serial data input to asynchronous serial interface	Input	P22/SI20
TxD20	Output	Serial data output from asynchronous serial interface	Input	P21/SO20
TI80	Input	External count clock input to 8-bit timer (TM80)	Input	P25/INTP2
ТО80	Output	8-bit timer (TM80) output	Input	P24/INTP1/TO20
TO20	Output	16-bit timer (TM20) output	Input	P24/INTP1/TO80
CPT20	Input	Capture edge input	Input	P23/INTP0/SS20
ANI0-ANI3	Input	A/D converter analog input	Input	P60-P63
AVss	-	A/D converter ground potential	-	-
AVDD	-	A/D converter analog power supply	-	-
X1	Input	Connected to crystal for main system clock oscillation	-	-
X2	-		-	-
RESET	Input	System reset input	Input	-
Vdd	-	Positive supply voltage	-	-
Vss	-	Ground potential	-	-
Vpp	-	Pin for setting flash memory programming mode. Apply a high voltage to write or verify a program. In normal operation mode, connect the VPP pin directly to the Vss pin.	-	-

#### 4.3 Pin Input/Output Circuits and Handling of Unused Pins


Table 4-1 lists the types of input/output circuits for each pin and explains how unused pins are handled. Figure 4-1 shows the configuration of each type of input/output circuit.

#### Table 4-1. Type of Input/Output Circuit for Each Pin and Handling of Unused Pins

**Phase-out/Discontinued** 

Pin name	I/O circuit type	I/O	Recommended connection of unused pins
P00-P03	5-A	I/O	Connect these pins to the $V_{\text{DD}}$ or $V_{\text{SS}}$ pin through a separate resistor.
P10, P11			
P20/SCK20/ASCK20	8-A		
P21/SO20/TxD20			
P22/SI20/RxD20			
P23/INTP0/CPT20/SS20			Connect these pins to the Vss pin through a separate resistor.
P24/INTP1/TO80/TO20			
P25/INTP2/TI80			
P50-P53	13-V		Connect these pins to the $V_{DD}$ pin through a separate resistor.
P60/ANI0-P63/ANI3	9-C	Input	Connect these pins to the $V_{\text{DD}}$ or $V_{\text{SS}}$ pin through a separate resistor.
AVdd	-	-	Connect this pin to the $V_{DD}$ pin through a resistor.
AVss	-	-	Connect this pin to the Vss pin through a resistor.
RESET	2	Input	-
Vpp	-	-	Connect this pin directly to the Vss pin.


Figure 4-1. Pin Input/Output Circuits



#### 5. MEMORY SPACE

Figure 5-1 shows the memory map of the  $\mu$ PD78F9116.





#### 6. FLASH MEMORY PROGRAMMING

Flash memory is used as the built-in program memory of the  $\mu$ PD78F9116.

The flash memory can be written even while the device is mounted in the target system (on-board write). To write a program into the flash memory, connect the dedicated flash writer (Flashpro II (Model number: FL-PRII)) to both the host machine and target system.

Remark The Flashpro II (formerly, Flashpro) is manufactured by Naito Densei Machida Mfg. Co., Ltd.

#### 6.1 Selecting the Transmission Method


The Flashpro II writes into flash memory by means of serial transmission. The transmission method to be used for writing is selected from those listed in Table 6-1. To select a transmission method, use the format shown in Figure 6-1, according to the number of VPP pulses listed in Table 6-1.

Transmission method	Pins	Number of VPP pulses
3-wire serial I/O	SCK20/ASCK20/P20 SO20/TxD20/P21 SI20/RxD20/P22	0
UART	TxD20/SO20/P21 RxD20/SI20/P22	8
Pseudo 3-wire mode <sup>Note</sup>	P00 (serial clock input) P01 (serial data input) P02 (serial data output)	12

#### Table 6-1. Transmission Methods

**Note** Serial transfer by controlling the ports using software

Caution To select a transmission method, always use the corresponding number of VPP pulses listed in Table 6-1.



#### Figure 6-1. Transmission Method Selection Format

#### 6.2 Flash Memory Programming Functions


Flash memory writing and other operations can be performed by transmitting/receiving commands and data according to the selected transmission method. Table 6-2 lists the main flash memory programming functions.


Function	Description
Batch erase	Erases the entire contents of memory.
Batch blank check	Checks that the entire contents of memory have been erased.
Data write	Write to the flash memory according to the specified write start address and number of bytes of data to be written.
Batch verify	Compares the entire contents of memory with the input data.

#### Table 6-2. Main Flash Memory Programming Functions

#### 6.3 Connecting the Flashpro II


The connection between the Flashpro II and  $\mu$ PD78F9116 varies with the transmission method (3-wire serial I/O, UART, or pseudo 3-wire). Figures 6-2 to 6-4 show the connection for each transmission method.






Note n: 1 or 2

Figure 6-3. Flashpro II Connection in UART Mode



Note n: 1 or 2

Figure 6-4. Flashpro II Connection in Pseudo 3-Wire Mode (When P0 Is Used)



Note n: 1 or 2



#### 6.4 Settings for the Flashpro II

When using the Flashpro II to write to flash memory, set the Flashpro II as listed in Table 6-3.

Transmission method	Setting	s for the Flashpro II	Number of VPP pulses <sup>Note 1</sup>
3-wire serial I/O	Туре	78K (2)	0
	ROM	Flash	
	START ADDRESS	0	
	END ADDRESS	3FFF	
	COMM PORT	SIO ch-0	
	SIO CLK	100 kHz	
	CPU CLK	In Flashpro	
	Flashpro CLK	3.125 MHz	
	RAM	128	
UART	Туре	78K (2)	8
	ROM	Flash	
	START ADDRESS	0	
	END ADDRESS	3FFF	
	COMM PORT	UART ch-0	
	UART BPS	9 600 bps <sup>Note 2</sup>	
	CPU CLK	On Target Board	
	Target Board CLK	5.0 MHz	
	RAM	128	
Pseudo 3-wire mode	Туре	78K (2)	12
	ROM	Flash	
	START ADDRESS	0	
	END ADDRESS	3FFF	
	COMM PORT	Port A	
	SIO CLK	1 kHz	
	CPU CLK	In Flashpro	
	Flashpro CLK	1.562 MHz	
	RAM	128	

#### Table 6-3. Settings for the Flashpro II

**Notes 1**. Number of VPP pulses supplied from the Flashpro II during initialization of serial transmission. Pins to be used in transmission depend on this number.

2. Select one of the following: 9 600, 19 200, 38 400, or 76 800 bps.

**Remark** COMM PORT : Selection of the serial port

SIO CLK : Selection of the serial clock frequency

CPU CLK : Selection of the input CPU clock source

#### 7. INSTRUCTION SET

#### (1) 8-bit instructions

MOV, XCH, ADD, ADDC, SUB, SUBC, AND, OR, XOR, CMP, INC, DEC, ROR, ROL, RORC, ROLC, PUSH, POP, DBNZ

2nd operand	#byte	А	r	sfr	saddr	!addr16	PSW	[DE]	[HL]	[HL + byte]	\$addr16	1	None
1st operand													
A	ADD ADDC SUB SUBC AND OR XOR CMP		MOV <sup>Note</sup> XCH <sup>Note</sup> ADD SUB SUBC AND OR XOR CMP	MOV XCH	MOV XCH ADD SUB SUBC AND OR XOR CMP	MOV ADD ADDC SUB SUBC AND OR XOR CMP	MOV	MOV XCH	MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP	MOV XCH ADD SUB SUBC AND OR XOR CMP		ROR ROL RORC ROLC	
r	MOV	MOV <sup>Note</sup>											INC DEC
B, C											DBNZ		
sfr	MOV	MOV											
saddr	MOV ADD ADDC SUB SUBC AND OR XOR CMP	MOV									DBNZ		INC DEC
!addr16		MOV											
PSW	MOV	MOV											PUSH POP
[DE]		MOV											
[HL]		MOV											
[HL + byte]		MOV											

Note Except r = A



#### (2) 16-bit instructions

MOVW, XCHW, ADDW, SUBW, CMPW, PUSH, POP, INCW, DECW

2nd operand 1st operand	#word	AX	rp <sup>Note</sup>	saddrp	SP	None
AX	ADDW SUBW CMPW		MOVW XCHW	MOVW	MOVW	
rp	MOVW	MOVW <sup>Note</sup>				INCW DECW PUSH POP
saddrp		MOVW				
SP		MOVW				

**Note** Only when rp = BC, DE, HL

#### (3) Bit manipulation instructions

SET1, CLR1, NOT1, BT, BF

2nd operand	\$addr16	None
1st operand		
A.bit	BT BF	SET1 CLR1
sfr.bit	BT BF	SET1 CLR1
saddr.bit	BT BF	SET1 CLR1
PSW.bit	BT BF	SET1 CLR1
[HL] .bit		SET1 CLR1
СҮ		SET1 CLR1 NOT1

#### (4) Call instructions/ branch instructions

CALL, CALLT, BR, BC, BNC, BZ, BNZ, BT, BF, DBNZ

2nd operand 1st operand	AX	!addr16	[addr5]	\$addr16
Basic instruction	BR	CALL BR	CALLT	BR BC BNC BZ BNZ
Complex instruction				DBNZ

#### (5) Other instructions

RET, RETI, NOP, EI, DI, HALT, STOP

#### 8. ELECTRICAL CHARACTERISTICS

#### ABSOLUTE MAXIMUM RATINGS (TA = 25 °C)

Parameter	Symbol	Conditions	Rated value	Unit
Supply voltage	Vdd		-0.5 to +6.5	V
	Vpp		-0.5 to +10.5	V
Input voltage	VI1	Pins other than P50-P53	-0.3 to V <sub>DD</sub> + 0.3	V
	Vı2	P50-P53 (N-ch open drain)	-0.3 to +13	V
Output voltage	Vo		-0.3 to V <sub>DD</sub> + 0.3	V
High-level output current	Іон	Each pin	-10	mA
		Total for all pins	-30	mA
Low-level output current	lo∟	Each pin	30	mA
		Total for all pins	160	mA
Operating ambient temperature	TA		-40 to +85	°C
Storage temperature	Tstg		-40 to +125	°C

- Caution Absolute maximum ratings are rated values beyond which physical damage will be caused to the product; if the rated value of any of the parameters in the above table is exceeded, even momentarily, the quality of the product may deteriorate. Always use the product within its rated values.
- **Remark** The characteristic of a dual-function pin does not differ between the port function and the secondary function, unless otherwise stated.

### CHARACTERISTICS OF THE MAIN SYSTEM CLOCK OSCILLATION CIRCUIT

 $(T_A = -40 \text{ to } +85 \text{ °C}, V_{DD} = 1.8 \text{ to } 5.5 \text{ V})$ 

Resonator	Recommended circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Ceramic resonator	VPP X2 X1	Oscillator frequency (fx) <sup>Note 1</sup>	VDD = oscillation voltage range	1.0		5.0	MHz
		Oscillation settling time <sup>Notes 2, 3</sup>	Release by RESET		2 <sup>15</sup> /fx		ms
			Release by an interrupt		Note 4		ms
Crystal		Oscillator frequency $(f_X)^{Note 1}$		1.0		5.0	MHz
		Oscillation settling time <sup>Note 2</sup>	V <sub>DD</sub> = 4.5 to 5.5 V			10	ms
	" <u>+</u> """""""					30	
External clock	$x_2$ $x_1$	X1 input frequency $(f_X)^{Note 1}$		1.0		5.0	MHz
	Å	X1 input high/low level width (tхн, txL)		85		500	ns

- **Notes 1.** Only the characteristic of the oscillation circuit is indicated. See the description of the AC characteristic for the instruction execution time.
  - 2. Time required for oscillation to settle once a reset sequence ends or STOP mode is deselected.
  - 3. Time after VDD reaches MIN. of the oscillation voltage range.
  - Selectable between 2<sup>12</sup>/fx, 2<sup>15</sup>/fx, and 2<sup>17</sup>/fx with bits 0 to 2 (OSTS0-OSTS2) of the oscillation settling time selection register.
- Caution When using the main system clock oscillation circuit, observe the following conditions for the wiring of that section enclosed in dotted lines in the above diagrams, so as to avoid the influence of the wiring capacitance.
  - Keep the wiring as short as possible.
  - Do not allow signal wires to cross one another.
  - Keep the wiring away from wires that carry a high, non-stable current.
  - Keep the grounding point of the capacitors at the same level as Vss.
  - Do not connect the grounding point to a grounding wire that carries a high current.
  - Do not extract a signal from the oscillation circuit.

#### DC CHARACTERISTICS (T<sub>A</sub> = -40 to +85 °C, $V_{DD}$ = 1.8 to 5.5 V)

Parameter	Symbol	Condition	S	MIN.	TYP.	MAX.	Unit
Low-level output	Iol	Each pin				Undefined	mA
current		Total for all pins				80	mA
High-level output	Іон	Each pin				Undefined	mA
current		Total for all pins				-15	mA
High-level input	VIH1	P00-P03, P10, P11, P60-P63	$V_{DD} = 2.7 \text{ to } 5.5 \text{ V}$	0.7Vdd		Vdd	V
voltage				0.9Vdd		Vdd	V
	VIH2	P50-P53 (N-ch open drain)	VDD = 2.7 to 5.5 V	0.7Vdd		12	V
				0.9Vdd		12	V
	Vінз	RESET, P20-P25, P40-P45	$V_{DD}$ = 2.7 to 5.5 V	0.8Vdd		Vdd	V
				0.9Vdd		Vdd	V
VIH4	VIH4	X1, X2	X1, X2			Vdd	V
Low-level input	VIL1	P00-P03, P10, P11, P60-P63	VDD = 2.7 to 5.5 V	0		0.3Vdd	V
voltage				0		0.1Vdd	V
~	VIL2	P50-P53	V <sub>DD</sub> = 2.7 to 5.5 V	0		0.3Vdd	V
				0		0.1Vdd	V
	VIL3	RESET, P20-P25, P40-P45	V <sub>DD</sub> = 2.7 to 5.5 V	0		0.2Vdd	V
				0		0.1Vdd	V
	VIL4	X1, X2		0		0.1	V
High-level output	Vон	V <sub>DD</sub> = 4.5 to 5.5 V, Іон = -1 m	Vdd - 1.0			V	
voltage		V <sub>DD</sub> = 1.8 to 5.5 V, Іон = -100	VDD = 1.8 to 5.5 V, IOH = -100 <i>µ</i> А				V
Low-level output voltage	Vol1	Pins other than P50-P53	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V},$ $I_{OL} = 10 \text{ mA}$			1.0	V
0			$V_{DD} = 1.8 \text{ to } 5.5 \text{ V},$ IoL = 400 $\mu$ A			0.5	V
	Vol2	P50-P53	V <sub>DD</sub> = 4.5 to 5.5 V, lo <sub>L</sub> = 10 mA			1.0	V
			V <sub>DD</sub> = 1.8 to 5.5 V, I <sub>OL</sub> = 1.6 mA			0.4	V
High-level input leakage current	ILIH1	Vin = Vdd	Pins other than P50-P53, X1, or X2			3	μA
	ILIH2		X1, X2			20	μA
	Іцнз	VIN = 12 V	P50-P53 (N-ch open drain)			20	μA
Low-level input leakage current	ILIL1	Vin = 0 V	Pins other than P50-P53, X1, or X2			-3	μA
	ILIL2		X1, X2			-20	μA
-	ILIL3		P50-P53 (N-ch open drain) When input instruction is not executed			-3	μA
			P50-P53 (N-ch open drain) During input instruction execution			-30	μA
High-level output leakage current	Ігон	Vout = Vdd				3	μA
Low-level output leakage current	Ilol	Vout = 0 V				-3	μA

**Remark** The characteristic of a dual-function pin does not differ between the port function and the secondary function, unless otherwise stated.

#### DC CHARACTERISTICS (T<sub>A</sub> = -40 to +85 °C, $V_{DD}$ = 1.8 to 5.5 V)

Parameter	Symbol	Conditio	ns	MIN.	TYP.	MAX.	Unit
Software-specified pull-up resistor	R1	$V_{IN} = 0 V$ , for pins other than	P50-P53	50	100	200	kΩ
Power supply			$V_{DD} = 5.0 \text{ V} \pm 10 \%^{\text{Note 2}}$		5.0	15.0	mA
current <sup>Note 1</sup>			$V_{DD} = 3.0 \text{ V} \pm 10 \%^{\text{Note 3}}$		1.9	4.9	mA
			$V_{DD} = 2.0 \text{ V} \pm 10 \%^{\text{Note 3}}$		0.9	2.3	mA
	IDD2 5.0-MHz crystal oscil HALT mode	5.0-MHz crystal oscillation	$V_{DD} = 5.0 \text{ V} \pm 10 \%^{\text{Note 2}}$		1.2	3.6	mA
		HALT mode	$V_{DD}=3.0~V\pm10~\%^{Note~3}$		0.5	1.5	mA
			$V_{DD} = 2.0 \text{ V} \pm 10 \%^{\text{Note 3}}$		0.3	0.9	mA
	<b>I</b> DD3	STOP mode	$V_{DD}=5.0~V\pm10~\%$		0.1	30	μA
			$V_{DD}=3.0~V\pm10~\%$		0.05	10	μA
			$V_{DD}=2.0~V\pm10~\%$		0.05	10	μA
	IDD4	5.0-MHz crystal oscillation	$V_{DD}=5.0~V\pm10~\%$		5.6	16.8	mA
		A/D operating mode	$V_{DD}=3.0~V\pm10~\%$		2.5	10.9	mA
			$V_{DD}=2.0~V\pm10~\%$		1.5	8.3	mA


- **Notes 1.** The power supply current does not include AV<sub>DD</sub> or the port current (including the current flowing through the built-in pull-up resistor).
  - 2. During high-speed mode operation (when the processor clock control register (PCC) is cleared to 00H)
  - 3. During low-speed mode operation (when the PCC is set to 02H)
- **Remark** The characteristic of a dual-function pin does not differ between the port function and the secondary function, unless otherwise stated.

#### AC CHARACTERISTICS

#### (1) Basic operations (T<sub>A</sub> = -40 to +85 °C, V<sub>DD</sub> = 1.8 to 5.5 V)

Parameter	Symbol	Conditio	MIN.	TYP.	MAX.	Unit	
Cycle time (minimum instruction	Тсү	V <sub>DD</sub> = 2.7 to 5.5 V		0.4		8	μs
execution time)				1.6		8	μs
TI80 input high/low $t_{TIH}$ , $V_{DD} = 2.7$ to 5.5 V				0.1			μs
level width	t⊤ı∟		1.8			μs	
TI80 input	fтı	V <sub>DD</sub> = 2.7 to 5.5 V		0		4	MHz
frequency			0		275	kHz	
Interrupt input	tinth,	INTP0-INTP2	V <sub>DD</sub> = 2.7 to 5.5 V	10			μs
high/low level width	<b>t</b> INTL			20			μs
RESET low level	trsl	V <sub>DD</sub> = 2.7 to 5.5 V		10			μs
width				20			μs

TCY VS VDD (main system clock)



- (2) Serial interface (T<sub>A</sub> = -40 to +85 °C,  $V_{DD}$  = 1.8 to 5.5 V)
- (i) Three-wire serial I/O mode (SCK20...Internal clock output)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit	
SCK20 cycle time	tkCY1	V <sub>DD</sub> = 2.7 to 5.5 V	800			ns	
			3 200			ns	
SCK20 high/low	<b>t</b> кн1,	V <sub>DD</sub> = 2.7 to 5.5 V		tксү1/2 <b>-</b> 50			ns
level width	<b>t</b> KL1		tксү1/ <b>2-150</b>			ns	
SI20 setup time	tsik1	VDD = 2.7 to 5.5 V	150			ns	
(for SCK20 latch edge)				500			ns
SI20 hold time	tksi1	VDD = 2.7 to 5.5 V		400			ns
(for SCK20 latch edge)				600			ns
Delay from SCK20 shift	tkso1	R = 1 kΩ,	V <sub>DD</sub> = 2.7 to 5.5 V	0		250	ns
edge to SO20 output	SO20 output C = 100 pF <sup>Note</sup>			0		1 000	ns

Note R and C are the resistance and capacitance of the SO20 output line, respectively.

Parameter	Symbol	Condition	IS	MIN.	TYP.	MAX.	Unit
SCK20 cycle time	<b>t</b> ксү2	VDD = 2.7 to 5.5 V		800			ns
				3 200			ns
SCK20 high/low	<b>t</b> кн2,	V <sub>DD</sub> = 2.7 to 5.5 V		400			ns
level width tkl2	tĸ∟2			1 600			ns
SI20 setup time	tup time tsik2 VDD = 2.7 to 5.5 V						ns
(for SCK20 latch edge)				150			ns
SI20 hold time	tksi2	V <sub>DD</sub> = 2.7 to 5.5 V	400			ns	
(for SCK20 latch edge)				600			ns
Delay from SCK20 shift	tkso2	R = 1 kΩ,	$V_{DD}$ = 2.7 to 5.5 V	0		300	ns
edge to SO20 output		C = 100 pF <sup>Note</sup>		0		1 000	ns
SO20 setup time	tkas2	V <sub>DD</sub> = 2.7 to 5.5 V				120	ns
(for SS20↓ when SS20 is used)						400	ns
SO20 disable time (for SS20↑ when	tkds2	V <sub>DD</sub> = 2.7 to 5.5 V				240	ns
SS20 is used)						800	ns

#### (ii) Three-wire serial I/O mode (SCK20...External clock output)

Note R and C are the resistance and capacitance of the SO20 output line, respectively.

(iii)	UART	mode	(internal	clock	output)
-------	------	------	-----------	-------	---------


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate		V <sub>DD</sub> = 2.7 to 5.5 V			78 125	bps
					19 531	bps

#### (iv) UART mode (external clock input)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
ASCK20 cycle time	tксүз	V <sub>DD</sub> = 2.7 to 5.5 V	800			ns
			3 200			ns
ASCK20 high/low	tкнз,	V <sub>DD</sub> = 2.7 to 5.5 V	400			ns
level width	<b>t</b> KL3		1 600			ns
Transfer rate		V <sub>DD</sub> = 2.7 to 5.5 V			39 063	bps
					9 766	bps
ASCK20 rising time, falling time	tr, tr				1	μs




#### AC TIMING MEASUREMENT POINTS (except the X1 input)




#### **CLOCK TIMING**

NEC




#### **TI TIMING**




#### SERIAL TRANSFER TIMING

#### Three-Wire Serial I/O Mode:




m = 1, 2

#### Three-Wire Serial I/O Mode (When SS20 Is Used):



#### UART Mode (External Clock Input):



#### A/D CONVERTER CHARACTERISTICS (TA = -40 to +85 °C, VDD = 1.8 to 5.5 V)

Item	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution			10	10	10	bit
Total error <sup>Note</sup>		$4.5 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$		0.2	0.4	%
		$2.7 \text{ V} \leq \text{V}_{\text{DD}} < 4.5 \text{ V}$		0.4	0.7	
		$1.8 \text{ V} \leq \text{V}_{\text{DD}} < 2.7 \text{ V}$		Undefined	Undefined	
Conversion time	<b>t</b> CONV	$4.5 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	Undefined		Undefined	μs
		$2.7 \text{ V} \leq \text{V}_{\text{DD}} < 4.5 \text{ V}$	Undefined		Undefined	
		$1.8 \text{ V} \leq \text{V}_{\text{DD}} < 2.7 \text{ V}$	Undefined		Undefined	
Analog input voltage	Vian		AVss		AVdd	V

**Note** No quantization error  $(\pm 1/2 \text{ LSB})$  is included.

#### DATA MEMORY STOP MODE LOW SUPPLY VOLTAGE DATA HOLD CHARACTERISTICS


(T<sub>A</sub> = -40 to +85 °C)


Item	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data hold supply voltage	Vdddr		1.8		5.5	V
Release signal set time	<b>İ</b> SREL		0			μs

### NEC

**Phase-out/Discontinued** 


#### DATA HOLD TIMING (STOP mode release by RESET)





9. PACKAGE DRAWINGS

### 28PIN PLASTIC SHRINK DIP (400 mil)





#### NOTES


- 1) Each lead centerline is located within 0.17 mm (0.007 inch) of its true position (T.P.) at maximum material condition.
- 2) Item "K" to center of leads when formed parallel.


ITEM	MILLIMETERS	INCHES
Α	28.46 MAX.	1.121 MAX.
В	2.67 MAX.	0.106 MAX.
С	1.778 (T.P.)	0.070 (T.P.)
D	0.50±0.10	$0.020^{+0.004}_{-0.005}$
F	0.9 MIN.	0.035 MIN.
G	3.2±0.3	0.126±0.012
Н	0.51 MIN.	0.020 MIN.
I	4.31 MAX.	0.170 MAX.
J	5.08 MAX.	0.200 MAX.
К	10.16 (T.P.)	0.400 (T.P.)
L	8.6	0.339
М	$0.25^{+0.10}_{-0.05}$	$0.010^{+0.004}_{-0.003}$
Ν	0.17	0.007
R	0~15°	0~15°
		P28C-70-400A-1

30 PIN PLASTIC SHRINK SOP (300 mil)










#### NOTE

Each lead centerline is located within 0.10 mm (0.004 inch) of its true position (T.P.) at maximum material condition.



		1 3003-03-300D-1
ITEM	MILLIMETERS	INCHES
А	10.11 MAX.	0.398 MAX.
В	0.51 MAX.	0.020 MAX.
С	0.65 (T.P.)	0.026 (T.P.)
D	0.30 <sup>+0.10</sup> 0.05	$0.012\substack{+0.004\\-0.003}$
Е	0.125±0.075	0.005±0.003
F	2.0 MAX.	0.079 MAX.
G	1.7±0.1	0.067±0.004
Н	8.1±0.2	0.319±0.008
I	6.1±0.2	0.240±0.008
J	1.0±0.2	0.039 <sup>+0.009</sup> <sub>-0.008</sub>
к	0.15 <sup>+0.10</sup> 0.05	0.006 <sup>+0.004</sup> 0.002
L	0.5±0.2	$0.020\substack{+0.008\\-0.009}$
М	0.10	0.004
N	0.10	0.004

#### APPENDIX A DEVELOPMENT TOOLS

The following development tools are available for developing systems using the  $\mu$ PD78F9116.

#### LANGUAGE PROCESSING SOFTWARE

RA78K0S <sup>Notes 1, 2, 3</sup>	Assembler package common to the 78K/0S series
CC78K0S <sup>Notes 1, 2, 3</sup>	C compiler package common to the 78K/0S series
DF789134 <sup>Notes 1, 2, 3, 5</sup>	Device file for the $\mu$ PD789114 sub-series
CC78K0S-L <sup>Notes 1, 2, 3, 5</sup>	C compiler library source file common to the 78K/0S series

#### FLASH MEMORY WRITE TOOLS

Flashpro II <sup>Note 4</sup>	Dedicated flash writer (formerly, Flashpro)
FA-28CT <sup>Note 4</sup>	Flash memory write adapter
Undetermined product name <sup>Note 4</sup>	

#### DEBUGGING TOOLS

ND-K910 <sup>Notes 4, 5</sup>	In-circuit emulator for the $\mu$ PD789114 sub-series The ND-K910 incorporates the NS-78K9 screen debugger.
IF-98D <sup>Note 4</sup>	This is an interface board, required when a PC-9800 series (other than a notebook type) are used as the host machine for the ND-K910.
IF-PCD <sup>Note 4</sup>	This is an interface board, required when an IBM PC/AT or compatible (other than a notebook type) is used as the host machine for the ND-K910.
IF-CARD <sup>Note 4</sup>	This is an interface board, required when a PC-9800 notebook, IBM PC/AT notebook, or compatible is used as the host machine for the ND-K910.
NP-28CT <sup>Note 4</sup>	Emulator probe for the 28-pin plastic shrink DIP (CT type)
Undetermined product name <sup>Note 4</sup>	Emulator probe for the 30-pin plastic shrink SOP (GS type)
NJ-535 <sup>Note 4</sup>	100-/120-V adapter
NJ-550W <sup>Note 4</sup>	100- to 240-V adapter
SM78K0S <sup>Notes 1, 2</sup>	System simulator common to all 78K/0S series units
DF789134 <sup>Notes 1, 2, 5</sup>	Device file for the $\mu$ PD789134 sub-series

#### **REAL-TIME OS**

	MX78K0S <sup>Notes 1, 2</sup>	OS for the 78K/0S series
--	-------------------------------	--------------------------

Notes 1. Based on the PC-9800 series (MS-DOS<sup>™</sup> + Windows<sup>™</sup>)

- 2. Based on the IBM PC/AT<sup>™</sup> and compatibles (PC DOS<sup>™</sup>/IBM DOS<sup>™</sup>/MS-DOS + Windows)
- **3.** Based on the HP9000 series 700<sup>™</sup> (HP-UX<sup>™</sup>), SPARCstation<sup>™</sup> (SunOS<sup>™</sup>), and NEWS<sup>™</sup> (NEWS-OS<sup>™</sup>)
- 4. Product manufactured by and available from Naito Densei Machida Mfg. Co., Ltd. (044-822-3813).
- 5. Under development

Remark The RA78K0S, CC78K0S, and SM78K0S can be used in combination with the DF789134.

**Preliminary Product Information** 

#### APPENDIX B RELATED DOCUMENTS

#### DOCUMENTS RELATED TO DEVICES

Document name	Document No.		
	Japanese	English	
µPD789111, 789112, 789114 Preliminary Product Information	U13013J	To be created	
$\mu$ PD78F9116 Preliminary Product Information	U13037J	This manual	
$\mu$ PD789134 Sub-Series User's Manual	To be created	To be created	
78K/0S Series User's Manual, Instruction	U11047J	U11047E	
78K/0S Series Instruction Summary Sheet	To be created	-	
78K/0S Series Instruction Set	To be created	-	

#### DOCUMENTS RELATED TO DEVELOPMENT TOOLS (USER'S MANUAL)

Document name		Document No.	
		Japanese	English
RA78K0S Assembler Package	Operation	U11622J	U11622E
	Assembly Language	U11599J	U11599E
	Structured Assembly Language	U11623J	U11623E
CC78K/0S C Compiler	Operation	U11816J	U11816E
	Language	U11817J	U11817E
SM78K0S System Simulator Windows Base	Reference	U11489J	U11489E
SM78K Series System Simulator	External Parts User Open Interface Specifications	U10092J	U10092E

# DOCUMENTS RELATED TO SOFTWARE TO BE INCORPORATED INTO THE PRODUCT (USER'S MANUAL)

Document name		Document No.	
		Japanese	English
OS for 78K/0S Series MX78K0S	Fundamental	U12938J	To be created

Caution The above documents may be revised without notice. Use the latest versions when you design application systems.

#### OTHER DOCUMENTS

Document name	Document No.	
	Japanese	English
IC PACKAGE MANUAL	C10943X	
SMD Surface Mount Technology Manual	C10535J	C10535E
Quality Grades on NEC Semiconductor Device	C11531J	C11531E
NEC Semiconductor Device Reliability/Quality Control System	C10983J	C10983E
Guide to Prevent Damage for Semiconductor Devices by Electrostatic Discharge (ESD)	C11892J	C11892E
Semiconductor Device Quality Control/Reliability Handbook	C12769J	-
Guide for Products Related to Microcontroller: Other Companies	U11416J	-

Caution The above documents may be revised without notice. Use the latest versions when you design application systems.

**Preliminary Product Information** 

### -NOTES FOR CMOS DEVICES-

#### **1** PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

#### **(2)** HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

#### **③** STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

**EEPROM** is a trademark of NEC Corporation.

MS-DOS and Windows are either registered trademarks or trademarks of Microsoft Corporation in the United States and/or other countries.

IBM DOS, PC/AT, and PC DOS are trademarks of IBM Corporation.

HP9000 series 700 and HP-UX are trademarks of Hewlett-Packard Company.

SPARCstation is a trademark of SPARC International, Inc.

SunOS is a trademark of Sun Microsystems, Inc.

NEWS and NEWS-OS are trademarks of SONY Corporation.

## **Regional Information**

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- · Device availability
- Ordering information
- Product release schedule
- · Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

NEC Electronics Inc. (U.S.) Santa Clara, California Tel: 408-588-6000 800-366-9782 Fax: 408-588-6130 800-729-9288

#### NEC Electronics (Germany) GmbH Duesseldorf, Germany

Tel: 0211-65 03 02 Fax: 0211-65 03 490

**NEC Electronics (UK) Ltd.** Milton Keynes, UK Tel: 01908-691-133 Fax: 01908-670-290

NEC Electronics Italiana s.r.1. Milano, Italy Tel: 02-66 75 41 Fax: 02-66 75 42 99 NEC Electronics (Germany) GmbH Benelux Office Eindhoven, The Netherlands Tel: 040-2445845 Fax: 040-2444580

NEC Electronics (France) S.A. Velizy-Villacoublay, France Tel: 01-30-67 58 00 Fax: 01-30-67 58 99

NEC Electronics (France) S.A. Spain Office Madrid, Spain Tel: 01-504-2787 Fax: 01-504-2860

NEC Electronics (Germany) GmbH Scandinavia Office Taeby, Sweden Tel: 08-63 80 820 Fax: 08-63 80 388 NEC Electronics Hong Kong Ltd. Hong Kong Tel: 2886-9318 Fax: 2886-9022/9044

NEC Electronics Hong Kong Ltd. Seoul Branch Seoul, Korea Tel: 02-528-0303 Fax: 02-528-4411

NEC Electronics Singapore Pte. Ltd. United Square, Singapore 1130 Tel: 253-8311 Fax: 250-3583

NEC Electronics Taiwan Ltd. Taipei, Taiwan Tel: 02-719-2377 Fax: 02-719-5951

NEC do Brasil S.A. Cumbica-Guarulhos-SP, Brasil Tel: 011-6465-6810 Fax: 011-6465-6829

J97. 8

[MEMO]

[MEMO]

Note that "preliminary" is not indicated in this document, even though the related documents may be preliminary versions.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots

Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)

Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

Anti-radioactive design is not implemented in this product.

M4 96.5