# **Preliminary**

### **MOS Memories**

## **FUJITSU**

| MB8264A-12-W, MB8264A-15-W NMOS 65,536-Bit Dynamic Random Access Memory With Wide Temperature Range

### Description

The MB8264A-W is a 64K x 1 dynamic RAM intended for operation over the case temperature range -55°C to 110°C. The part is also available with Fujitsu's 883B high reliability screening.

The MB8264A-W design has been optimized for high speed high performance applications such as mainframe memory, buffer memory, and peripheral storage where low power dissipation, compact layout, or wide temperature range operation are required.


The MB8264A-W has fully TTL compatible inputs and output. It operates on a single  $+5~V~\pm10\%$  power supply. An on chip substrate bias generator provides high performance operation. The MB8264A-W contains on-chip latches for the address inputs and for the data input.

The MB8264A-W is fabricated with Fujitsu's advanced silicon gate NMOS double layer polysilicon process. This process along with the use of single transistor storage cells permits maximum circuit density and minimum chip size. Multiplexed row and column addressing allows the MB8264A-W to be packaged in a standard 16-pin


### Features

- Wide Temperature Range TC = -55°C to 110°C
- 65,536 x 1 organization Row Access Time:
- 120 ns max. (MB8264A-12-W) 150 ns max. (MB8264A-15-W) Cycle Time:
- 230 ns min. (MB8264A-12-W) 260 ns min. (MB8264A-15-W)
- Low Power (Active) 305 mW max. (MB8264A-12-W) = eliminated 883B processing available 275 mW max. (MB8264A-15-W)
  - 33 mW max. (Standby)

- 1 ms/128 cycle refresh RAS-Only and Hidden Refresh
- Read-Modify-Write capability
- Page Mode capability
- M Common I/O capability using the early write operation
- Output unlatched at cycle end
- allows extended page boundary m tan, twon, tour are



### Block Diagram and Pin Assignments



Capacitance
$(T_A = 25 ^{\circ}C)$

Parameter	Symbol	Тур	Max	Unit
Input Capacitance A <sub>0</sub> ~ A <sub>7</sub> , D	C <sub>IN1</sub>	_	5	pF
Input Capacitance RAS, CAS, W	C <sub>IN2</sub>		8	pF
Output Capacitance Dour	Солт		7	pF

### Recommended Operating Conditions (Referenced to V<sub>SS</sub>)

Parameter	Symbol	Min	Тур	Max	Unit	Operating Temperature (case)
County Maltana	V <sub>cc</sub>	4.5	5.0	5.5	V	
Supply Voltage	Vss	0	0	0	٧	
Input High Voltage, all inputs	V <sub>IH</sub>	2.4	_	6.5	V	-55°C to +110°C
Input Low Voltage, all inputs	V <sub>IL</sub>	- 1.0	_	0.8		

AC Characteristics (Recommended operating conditions unless otherwise noted.) (Notes 1, 2, 3)

Parameter Time between Refresh					MB8264A -12-A		MB8264A -15-W	
			Symbol	Min Max		Min	Max	Unit
			t <sub>REF</sub>	_	1	_	1	ms
Random Read/Write Cycle Time			t <sub>RC</sub>	230	_	260		ns
Read-Write Cycle Time			t <sub>RWC</sub>	265	_	280		ns
Page Mode Cycle Time		-	t <sub>PC</sub>	120		145		ns
Page Mode Read-Write Cycle Time			t <sub>PRWC</sub>	155	_	180	_	ns
	4	6	t <sub>RAC</sub>	_	120		150	ns
Access Time from CAS	5	6	t <sub>CAC</sub>		60		75	ns
Output Buffer Turn off Delay			toff	0	35	0	40	ns
Transition Time			t <sub>T</sub>	3	50	0	50	ns
RAS Precharge Time			t <sub>RP</sub>	100		100		ns
RAS Pulse Width			t <sub>RAS</sub>	120	10000	150	10000	ns
RAS Hold Time			t <sub>RSH</sub>	60	_	75		ns
CAS Precharge Time (Page mode only)			t <sub>CP</sub>	50		60		ns
CAS Precharge Time (All cycles except page	mo	de)	t <sub>CPN</sub>	30	_	30		ns
CAS Pulse Width			t <sub>CAS</sub>	60	10000	75	10000	ns
CAS Hold Time			t <sub>CSH</sub>	120		150	_	ns
RAS to CAS Delay Time	7	8	t <sub>RCD</sub>	20	60	25	75	ns
CAS to RAS Precharge Time			t <sub>CRP</sub>	0		0		ns
Row Address Set Up Time		_	t <sub>ASR</sub>	0		0		ns
Row Address Hold Time			t <sub>RAH</sub>	10		15		ns
Column Address Set Up Time			t <sub>ASC</sub>	0		0		ns
Column Address Hold Time		•	t <sub>CAH</sub>	15	_	20		ns
Read Command Set Up Time			t <sub>RCS</sub>	0	_	0		ns
Read Command Hold Time Reference to CAS		[10]	t <sub>RCH</sub>	0	_	0		ns
Read Command Hold Time Referenced to RA	S	10	t <sub>RRH</sub>	20		20	_	ns
Write Command Set Up Time		9	twcs	0	_	0	_	ns
Write Command Hold Time			t <sub>WCH</sub>	25	_	30	_	ns
Write Command Pulse Width			t <sub>WP</sub>	25		30	_	ns
Write Command to RAS Lead Time			t <sub>RWL</sub>	40	_	45		ns
Write Command to CAS Lead Time			t <sub>CWL</sub>	40	_	45		ns
Data In Set Up Time			tos	0		0		ns
Data In Hold Time			t <sub>DH</sub>	25	_	30		ns
CAS to WE Delay	_	9	t <sub>CWD</sub>	50		60		ns
RAS to WE Delay		9	t <sub>RWD</sub>	110		120		ns

### Alataa.

- An initial pause of 200 µs is required after power-up followed by any 8 RAS cycles before proper device operation is achieved.
- 2) AC characteristics assume  $t_T = 5$  ns.
- V<sub>IH</sub> (min) and V<sub>IL</sub> (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V<sub>IH</sub> (min) and V<sub>IL</sub> (max).
- 4) Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max). If t<sub>RCD</sub> is greater than the maximum recommended value shown in this table, t<sub>RAC</sub> will increase by the amount that t<sub>RCD</sub> exceeds the value shown.
- 5) Assumes that  $t_{RCD} \ge t_{RCD}$  (max).
- Measured with a load equivalent to 2 TTL loads and 100 pF.
- 7) Operation within the  $t_{RCD}$  (max) limit insures that  $t_{RAC}$  can be met.  $t_{RCD}$  (max) is specified as a

- reference point only; if  $t_{RCD}$  is greater than the specified  $t_{RCD}$  (max) limit, then access time is controlled exclusively by  $t_{CAC}$ .
- 8)  $t_{RCD}$  (min) =  $t_{RAH}$  (min) +  $2t_{T}$  ( $t_{T}$  = 5 ns) +  $t_{ASC}$  (min).
- b) t<sub>WCS</sub>, t<sub>CWD</sub> and t<sub>RWD</sub> are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If t<sub>WCS</sub> ≤ t<sub>WCS</sub> (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout entire cycle.

If t<sub>CWD</sub> ≥ t<sub>CWD</sub> (min) and t<sub>RWD</sub> ≥ t<sub>RWD</sub> (min), the cycle is a read-write cycle and data out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied the condition of the data out is indeterminate.

10) Either t<sub>BBH</sub> or t<sub>BCH</sub> must be satisfied for a read cycle.

### **DC Characteristics**

(Recommended operating conditions unless otherwise noted.)

Parameter		Symbol	Min	Max	Unit
OPERATING CURRENT*	MB8264A-12-W			55	1
Average Power Supply Current (PAS, CAS cycling; t <sub>RC</sub> = min)	MB8264A-15-W	l <sub>OC1</sub>		50	mA
STANDBY CURRENT Standby Power Supply Current (RAS = CAS = V <sub>IH</sub> )		I <sub>OC2</sub>		6	mA
REFRESH CURRENT*	MB8264A-12-W			40	
Average Power Supply Current (CAS = V <sub>IH</sub> , RAS cycling; t <sub>RC</sub> = min)	MB8264A-15-W	ICC3		35	mA
PAGE MODE CURRENT*	MB8264A-12-W			40	4
Average Power Supply Current (RAS = V <sub>II.</sub> , CAS cycling; t <sub>PC</sub> = min)	MB8264A-15-W	ICC4		35	mA
INPUT LEAKAGE CURRENT Input Leakage Current, any input (0V≤V <sub>IN</sub> ≤5.5V, V <sub>CC</sub> =5.5V, V <sub>SS</sub> =0V, all other pins n	ot under test = 0V)	I <sub>I(L)</sub>	-10	10	μΑ
OUTPUT LEAKAGE CURRENT (Data out is disabled, 0 ≤ V <sub>OUT</sub> ≤ 5.5)		I <sub>O(L)</sub>	10	10	μΑ
OUTPUT LEVELS Output High Voltage (I <sub>OH</sub> = -5mA) Output Low Voltage (I <sub>OL</sub> = 4.2mA)		V <sub>OH</sub> V <sub>OL</sub>	2.4	0.4	٧ 

Note \*: I<sub>CC</sub> is dependent on output loading cycle rates. Specified values are obtained with the output open.

### Description

### Address Inputs

A total of sixteen binary input address bits are required to decode any 1 of 65,536 storage cell locations within the MB8264A-W. Eight row-address bits are established on the input pins (A<sub>0</sub> through A<sub>7</sub>) and latched with the Row Address Strobe (RAS). The eight columnaddress bits are established on the input pins and latched with the Column Address Strobe (CAS). All input addresses must be stabled on or before the falling edge of RAS. CAS is internally inhibited (or "gated") by RAS to permit triggering of CAS as soon as the Row Address Hold Time (t<sub>RAH</sub>) specification has been satisfied and the address inputs have been changed from row-addresses to column-addresses.

### Write Enable

The read mode or write mode is selected with the WE input. A logic high on WE dictates read mode; logic low dictates write mode. Data input is disabled when read mode is selected.

### **Data Input**

Data is written into the MB8264A-W during a write or read-write cycle. The last falling edge of WE or CAS is a strobe for the Data In (D<sub>IN</sub>) register. In a write cycle, if WE is brought low (write mode) before CAS, D<sub>IN</sub> is strobed by CAS, and the set-up and hold times are referenced to CAS. In a readwrite cycle, WE will be delayed until CAS has made its negative transition. Thus D<sub>IN</sub> is strobed by WE, and set-up and hold times are referenced to WE.

### **Data Output**

The output buffer is three-state TTL compatible with a fan-out of two standard TTL loads Data-out is the same polarity as data-in. The output is in a high impedance state until CAS is brought low. In a read cycle, or a read-write cycle, the output is valid after t<sub>RAC</sub> from the transi-tion of RAS when t<sub>RCD</sub> (max) is satisfied, or after t<sub>CAC</sub> from the transition of CAS when the transition occurs after t<sub>RCD</sub> (max). Data remain valid until CAS is returned to a high level. In a write cycle the identical sequence occurs, but data is not valid.

### Page Mode

Page mode operation permits strobing the row-address into the MB8264A-W while maintaining RAS at a logic low throughout all successive memory operations in which the

row-address doesn't change. Thus the power dissipated by the negative going edge of RAS is saved. Further, access and cycle times are decreased because the time normally required to strobe a new row-address is eliminated.

### **RAS-Only Refresh**


Refresh of the dynamic memory cells is accomplished by performing a memory cycle at each of the 128 row-addresses (A<sub>0</sub> ~ A<sub>6</sub>) at least every two milliseconds. During refresh, either V<sub>IL</sub> or V<sub>IH</sub> is permitted for A<sub>7</sub>. RAS-only refresh avoids any output during refresh because the output buffer is in the high impedance state unless CAS is brought low. Strobing each of 128 row-addresses with RAS will cause all bits in each row to be refreshed. Further RASonly refresh results in a substantial reduction in power dissipation.


### Hidden Refresh

RAS-ONLY REFRESH CYCLE may take place while maintaining valid output data. This feature is referred to as Hidden Refresh.


Hidden Refresh is performed by holding CAS as V<sub>IL</sub> from a previous memory read cycle.


# Timing Diagrams Read Cycle RAB VIII LOGIN VIII LOGIN LOGIN ADDRESSES VIII ADDRESS ADDRES







### Timing Diagrams, Continued







### Timing Diagrams, Continued



### Page Mode Write Cycle

