

Triple Line Receiver

The MC10116 is a triple differential amplifier designed for use in sensing differential signals over long lines. The bias supply (V_{BB}) is made available at pin 11 to make the device useful as a Schmitt trigger, or in other applications where a stable reference voltage is necessary.

Active current sources provide the MC10116 with excellent common mode noise rejection. If any amplifier in a package is not used, one input of that amplifier must be connected to V_{BB} (pin 11) to prevent upsetting the current source bias network.


Complementary outputs are provided to allow driving twisted pair lines, to enable cascading of several amplifiers in a chain, or simply to provide complementary outputs of the input logic function.

$$P_D = 85 \text{ mW typ/pkg (No Load)}$$

$$t_{pd} = 2.0 \text{ ns typ}$$

$$t_r, t_f = 2.0 \text{ ns typ (20\%–80\%)}$$

LOGIC DIAGRAM



$V_{CC1} - \text{PIN } 1$
 $V_{CC2} - \text{PIN } 16$
 $V_{EE} - \text{PIN } 8$

V_{BB} is used to supply bias to the MC10116 only and bypassed (when used) with 0.01 μF to 0.1 μF capacitor to ground (0 V). V_{DD} current is $\approx 1.0 \text{ mA}$. When the input pin with the bubble goes positive, the output pin with the bubble goes positive.

MC10116



L SUFFIX
CERAMIC PACKAGE
CASE 820-10




P SUFFIX
FLAT PACK PACKAGE
CASE 649-38



PN SUFFIX
PLCC
CASE 775-07

DIP PIN ASSIGNMENT



Pin assignments for Quad 74-Line Package
For PLCC pin assignment, see the Pin Connection
Table at page B-11

3



ELECTRICAL CHARACTERISTICS

Characteristic	Symbol	Pin Under Test	Test Limits						Unit		
			-30°C		+25°C		+85°C				
			Min	Max	Min	Typ	Max	Min		Max	
Power Supply Drain Current	I _E	8		23		17	21		23	mA _{dc}	
Input Current	I _{inH}	4		150			95		95	μA _{dc}	
	I _{CBO}	4		15			10		10	μA _{dc}	
Output Voltage Logic 1	V _{OH}	2	-1.080	-0.890	-0.860		-0.810	-0.890	-0.700	V _{dc}	
		3	1.060	0.890	-0.860		-0.810	-0.890	-0.700		
Output Voltage Logic 0	V _{OL}	2	1.890	-1.675	1.850		-1.650	-1.825	-1.615	V _{dc}	
		3	-1.890	1.675	-1.850		-1.850	-1.825	-1.615		
Threshold Voltage Logic 1	V _{OHA}	2	-1.080		0.980			-0.910		V _{dc}	
		3	-1.080		-0.980			-0.910			
Threshold Voltage Logic 0	V _{OLA}	2		-1.855			-1.630		1.585	V _{dc}	
		3		-1.655			-1.630		1.585		
Reference Voltage	V _{DD}	11	1.420	-1.280	1.360		-1.230	1.285	1.150	V _{dc}	
Switching Times (50Ω Load)										ns	
Propagation Delay		t ₄₋₂₊	2	1.0	3.1	1.0	2.0	2.9	1.0	3.3	
		t ₄₋₂₋	2	1.0	3.1	1.0	2.0	2.9	1.0	3.3	
		t ₄₋₃₊	3	1.0	3.1	1.0	2.0	2.9	1.0	3.3	
		t ₄₋₃₋	3	1.0	3.1	1.0	2.0	2.9	1.0	3.3	
Rise Time (20 to 80%)		t ₂₊	2	1.1	3.6	1.1	2.0	3.3	1.1	3.7	
		t ₃₋	3	1.1	3.6	1.1	2.0	3.3	1.1	3.7	
Fall Time (80 to 20%)		t ₂₋	2	1.1	3.6	1.1	2.0	3.3	1.1	3.7	
		t ₃₊	3	1.1	3.6	1.1	2.0	3.3	1.1	3.7	

3

ELECTRICAL CHARACTERISTICS (continued)

② Test Temperature			TEST VOLTAGE VALUES (Volts)						V _{CC} Gnd
			V _{IHmax}	V _{ILmin}	V _{IHAmin}	V _{ILAmax}	V _{DD}	V _{EE}	
-30°C			-0.890	1.890	-1.205	-1.500	From Pin 11	5.2	
+25°C			-0.810	-1.850	-1.195	-1.475		-5.2	
+85°C			-0.730	-1.825	1.035	-1.440		-5.2	
Characteristic	Symbol	Pin Under Test	TEST VOLTAGE APPLIED TO PINS LISTED BELOW						V _{CC} Gnd
			V _{IHmax}	V _{ILmin}	V _{IHAmin}	V _{ILAmax}	V _{DD}	V _{EE}	
Power Supply Drain Current	I _C	8		4, 9, 12			5, 10, 13	8	1, 16
Input Current	I _{ih}	4	4	9, 12			5, 10, 13	8	1, 16
	I _{CO}	4		9, 12			5, 10, 13	8, 4	1, 16
Output Voltage Logic 1	V _{OH}	2	4	9, 12			5, 10, 13	8	1, 16
		3	8, 12	4			5, 10, 13	8	1, 16
Output Voltage Logic 0	V _{OL}	2	8, 12	4			5, 10, 13	8	1, 16
		3	4	9, 12			5, 10, 13	8	1, 16
Threshold Voltage Logic 1	V _{OHA}	2		8, 12	4		5, 10, 13	8	1, 16
		3	8, 12		4	4	5, 10, 13	8	1, 16
Threshold Voltage Logic 0	V _{OHA}	2		8, 12		4	5, 10, 13	8	1, 16
		3	8, 12		4	4	5, 10, 13	8	1, 16
Reference Voltage	V _{BB}	11					5, 10, 13	8	1, 16
Switching Times (50Ω Load)					Pulse In	Pulse Out		-3.2 V	+2.0 V
Propagation Delay	2+2-	2			4	2	5, 10, 13	8	1, 16
	2+	2			4	2	5, 10, 13	8	1, 16
	2+3-	3			4	3	5, 10, 13	8	1, 16
	2+3+	3			4	3	5, 10, 13	8	1, 16
Rise Time (20 to 80%)	t ₂₊	2			4	2	5, 10, 13	8	1, 16
	t ₃₊	3			4	3	5, 10, 13	8	1, 16
Fall Time (20 to 80%)	t ₂₋	2			4	2	5, 10, 13	8	1, 16
	t ₃₋	3			4	3	5, 10, 13	8	1, 16

Each MCCL 10,000 series circuit has been designed to meet the DC specifications shown in the test table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear ipm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.


3

Dual 4-5-Input OR/NOR Gate

The MC10109 is a dual 4-5 input OR/NOR gate

$P_D = 30$ mW typ/gate (No Load)
 $t_{pd} = 2.0$ ns typ
 $t_r, t_f = 2.0$ ns typ (20%—80%)

LOGIC DIAGRAM



VCC1 = PIN 1
 VCC2 = PIN 18
 VEE = PIN 8

MC10109



L SUFFIX
CERAMIC PACKAGE
CASE 629-10




P SUFFIX
PLASTIC PACKAGE
CASE 648-08



FN SUFFIX
MFC
CASE 775-07

DIP PIN ASSIGNMENT



Pin assignment is for Dual-In-Line Package.
 For MFC pin assignment, see the MFC Conversion
 Tables on page B-11.

3



ELECTRICAL CHARACTERISTICS

Characteristic	Symbol	Pin Under Test	Test Limits							Unit	
			-30°C		+25°C			+85°C			
			Min	Max	Min	Typ	Max	Min	Max		
Power Supply Draw Current	I _E	8		15		1	14		15	mA dc	
Input Current	I _{inH}	4		425			265		265	μA dc	
	I _{inL}	4	0.5		0.5			0.3		μA dc	
Output Voltage Logic 1	VOH	2	1.060	-0.850	-0.900		-0.810	-0.890	-0.700	V dc	
		3	-1.060	-0.850	-0.860		-0.810	-0.890	0.700		
Output Voltage Logic 0	VOL	2	1.800	-1.675	-1.850		-1.650	-1.825	-1.615	V dc	
		3	-1.890	1.675	-1.850		1.650	1.825	-1.615		
Threshold Voltage Logic 1	VOHA	2	-1.080		-0.980			-0.810		V dc	
		3	-1.080		-0.980			0.810			
Threshold Voltage Logic 0	VOLA	2		-1.855			-1.830		-1.595	V dc	
		3		1.555			1.830		1.595		
Switching Times (50% Load)										ns	
Propagation Delay		14+2+	2	1.0	3.7	1.0	2.0	2.9	1.0	3.7	
		14-2-	2	1.0	3.7	1.0	2.0	2.9	1.0	3.7	
		14+3-	3	1.0	3.7	1.0	2.0	2.9	1.0	3.7	
		14-3+	3	1.0	3.7	1.0	2.0	2.9	1.0	3.7	
Rise Time (20 to 80%)		12+	2	1.1	4.0	1.1	2.0	3.3	1.1	4.0	
		13+	3	1.1	4.0	1.1	2.0	3.3	1.1	4.0	
Fall Time (20 to 80%)		12-	2	1.1	4.0	1.1	2.0	3.3	1.1	4.0	
		13-	3	1.1	4.0	1.1	2.0	3.3	1.1	4.0	

3

ELECTRICAL CHARACTERISTICS (continued)

© Test Temperature			TEST VOLTAGE VALUES (Volts)							
			V _{IHmax}	V _{ILmin}	V _{IHAmin}	V _{ILAmax}	V _{EE}			
-30°C			0.890	-1.890	-1.205	-1.500	-5.2			
+25°C			-0.810	1.850	1.105	1.475	5.2			
+85°C			-0.790	-1.825	-1.035	-1.440	-5.2			
Characteristic	Symbol	Pin Under Test	TEST VOLTAGE APPLIED TO PINS LISTED BELOW					(V _{CC}) Gnd		
			V _{IHmax}	V _{ILmin}	V _{IHAmin}	V _{ILAmax}	V _{EE}			
Power Supply Drain Current	I _C	8					B	1.16		
Input Current	I _{in1}	4	4				B	1.16		
	I _{inL}	4		4			B	1.16		
Output Voltage	Logic 1	VOH	2	4			B	1.16		
		3				B	1.16			
Output Voltage	Logic 0	VOL	2				B	1.16		
		3	4			B	1.16			
Threshold Voltage	Logic 1	VOHA	2			4	B	1.16		
		3				B	1.16			
Threshold Voltage	Logic 0	VOLA	2			4	B	1.16		
		3			4	B	1.16			
Switching Time (50% Load)	Propagation Delay	t ₁₋₂₊ t ₄₋₂₋ t ₄₊₃ t ₄₋₃₊	2	2	3	3	Pulse In	Pulse Out	-3.2 V	+2.0 V
							4	2	B	B
Rise Time (20 to 80%)		t ₂₊ t ₃₋	2	3	4	4	3	B	B	1.16
Fall Time (20 to 80%)		t ₂₋ t ₃₊	2	3	4	4	2	B	B	1.16

Note: MECL 10,000 series circuit has been designed to meet the drive specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse airflow greater than 500 linear ft/min is maintained. Outputs are terminated through a 50 ohm resistor to 2.0 volts. Test procedures are known for only one gate. If other gates are tested in the same manner.

3