



R7X AMD SYSTEM DIAGRAM


01






PEG X 8

HDT+ Connector for Debug only



VID Override Circuit






		BOOT VOLTAGE	
SVC	SVD	VFIX +VDD =VCC/GND	VFIX +VDD =OPEN
0	0	1.1	1.1
0	1	1.0	1.2
1	0	0.9	1.0
1	1	0.8	0.8

PROJECT : R7X
Quanta Computer Inc.

NB5

Size Custom Document Number **APU 1/4(PCIE/UMI/GPP/HDT)** Rev 1A

Date: Tuesday, March 12, 2013 Sheet 2 of 43




PROJECT : R7X
Quanta Computer Inc.

NB5

Size Custom Document Number **APU 2/4(DDR3 MEM I/F)** Rev 1A

Date: Tuesday, March 12, 2013 Sheet 3 of 43



DP0 output to eDP to LVDS converter

DP1 output to Hudson-M2 for VGA translator interface

4/19 HDMI change to DP2 for Comal. DP2 output to HDMI connector

Note: -HDMI P&N can not swap

Note: CLK_APU_HCLKP/N is 100MHZ SSC

Note: CLK_DP_NSSCP/N is 100MHZ non-SSG

Display port power 1.5V min 1.2v max : 1.65v



Display port power 1.5V min 1.2v max : 1.65v

DMAACTIVE_L controls entry and exit from the sleep and power states

AMD internal test only

FS1R1 signals is for detect CPU TYPE and protect it. FS1R1 CPU this pin is N.C FS1R2 CPU this pin is LOW can remove it at MP

Thermal
















+3V	2,6,8,9,10,11,12,22,23,24,25,26,27,29,30,31,32,33,41,42,43
+1.2V	5,37
+1.5V	2,22,23,27,32,38,41
+3VSS	6,8,9,10,25,32,33,35,36,38,41,43
+3VPCU	7,25,30,32,33,34,35
+1.5VSSU	2,3,5,11,12,40,41,43

PROJECT : R7X
Quanta Computer Inc.

Size Custom	Document Number APU 3/4(Display/Misc)	Rev 1A
Date: Tuesday, March 12, 2013	Sheet 4 of 43	

APU POWER TABLE

PIN NAME	NET NAME	VOLTAGE
VDD	+VCC_CORE	+1.1V
VDDNB	+VDDNB_CORE	??
VDDIO	+1.5VSUS	+1.5V
VDDP	+1.2V_VDDP	+1.2V
VDDR	+1.2V_VDDR	+1.2V
VDDA	+2.5V_VDDA	+2.5V






If the VSS plane is cut to create a VDDIO plane, ceramic capacitors are connected across the VDDIO and VSS plane split as follows

Richland APU

PROJECT : R7X
Quanta Computer Inc.

Size Custom Document Number **APU 4/4(Power/GND)** Rev 1A

Date: Tuesday, March 12, 2013 Sheet 5 of 43



remove PCIE_RST2# from AMD recommend

4/19 For Comal.

GEVENT0# internal pull Hi 8.2K to +3V
 GEVENT1# internal pull Hi 8.2K to +3V
 GEVENT23# internal pull Hi 8.2K to +3V
 GEVENT5# internal pull Hi 8.2K to +3VSS

PCIE_WAKE# no need to pull Hi resistor from check list

GEVENT2# internal pull Hi 10K to +3VSS


CLK_REQ4# internal pull Hi 8.2K to +3V
 CLK_REQ3# internal pull Hi 8.2K to +3V

CLK_REQ2# internal pull Hi 8.2K to +3V


This pin is used to power down VGA DAC regulators when CRT no connected

GEVENT16# internal pull Hi 8.2K to +3VSS

GEVENT15# internal pull Hi 8.2K to +3VSS



BOLTON-M3
Part 4 of 5




Bolton-M3

SCL3 of a TSI-capable APU's thermal bus. Pulled up to APU_VDDIO. Resistor value verified in the relevant APU design guide.

PROJECT : R7X
Quanta Computer Inc.

NB5

Size Custom	Document Number	Rev 1A
Date: Tuesday, March 12, 2013	FCH 1/5(GPIO/USB/AZ)	Sheet 6 of 43



Place these PICE AC coupling cap close to FCH

TO LAN

TO LAN

Pure UMA can remove

- Note: CLK_FCH_SRCF/N is 100MHZ SSC
- Note: CLK_PCIE_TRAVISF/N is 100MHZ non-SSC
- Note: CLK_DP_NSSCF/N is 100MHZ non-SSC
- Note: CLK_APU_HCLKF/N is 100MHZ SSC
- Note: CLK_PCIE_VGAP/N is 100MHZ SSC
- Note: GPP_CLK(0:8)F/N is 100MHZ SSC capable

FV change to shortpad

MV change to reserve

Add R705 for support TPM function

FCH PROCHOT#--- (input 0.8V threshold) When it is asserted, it can generate SCI or SMI to OS/BIOS

for AOS +3V noise issue

S5_CORE_EN is necessary to connect enable pin of +3VPCU/+5VPCU regulator for S5+ mode implementation

INTRUDER_ALERT# Left not connected (FCH has 50-kohm internal pull-up to VBAT).








PROJECT : R7X
Quanta Computer Inc.

Size Custom Document Number **FCH 2/5(ACP/PCI/CLK)** Rev 1A
 Date: Tuesday, March 12, 2013 Sheet 7 of 43


Vendor	Size	P/N
AMIC	2M	AKE38ZN0801
WINBOND	2M	AKE38FP0N01
Socket		DFHS08FS023

FCH SPI ROM


Reserve for support quad read
 +3V5S Change U17 VDD from +3V to +3V5S for AMD DG.
 +3V5S




VIN (0 - 3)
 Voltage Monitor Not Implemented
 10-KΩ 5% pull-up to +3V5S
 or 10-KΩ 5% pull-down





PLACE SATA AC COUPLING CAPS CLOSE TO HUDSON-M2/M3




PLACE SATA_CAL RES VERY CLOSE TO BALL OF HUDSON-M2/M3



Integrated Clock Mode:
 Leave unconnected.



SIDE_PORT_ID2	SIDE_PORT_ID1	SIDE_PORT_ID0	
0	0	0	Samsung
0	0	1	Hynix
0	1	0	NC
0	1	1	no support side port



ID4	ID3	ID2	ID1	ID0	CONFIG	31-Level BOM	Item
0	0	0	0	0	UMA		1
0	0	0	1	0			2
0	0	1	0	0			3
0	0	1	1	0			4
0	1	0	1	0			5
1	0	0	1	0			6
1	0	1	1	0			7
0	0	0	0	1	DIS		8
0	0	1	0	1			9
0	0	1	1	1			10
1	0	0	1	1			11
1	0	1	1	1			12




PROJECT : R7X
 Quanta Computer Inc.

Size Custom	Document Number	Rev 1A
Date: Tuesday, March 12, 2013	FCH 3/5(SATA/VGA/GND/SPI)	
	Sheet 8	of 43



PLACE ALL THE DECOUPLING CAPS ON THIS SHEET CLOSE TO SB AS POSSIBLE.



BOLTON-M3

AB17	VDDIO_33_PCIGP_1	T14	VDDCR_11_1
AB18	VDDIO_33_PCIGP_2	T17	VDDCR_11_2
AE9	VDDIO_33_PCIGP_3	T20	VDDCR_11_3
AG1	VDDIO_33_PCIGP_4	U16	VDDCR_11_4
AC13	VDDIO_33_PCIGP_5	U18	VDDCR_11_5
AB12	VDDIO_33_PCIGP_6	V14	VDDCR_11_6
AB13	VDDIO_33_PCIGP_7	V17	VDDCR_11_7
AB14	VDDIO_33_PCIGP_8	V20	VDDCR_11_8
AB16	VDDIO_33_PCIGP_9	Y17	VDDCR_11_9
AB28	VDDIO_33_PCIGP_10		

H24	VDDPL_33_SYS	H26	VDDAN_11_CLK_1
Y22	VDDPL_33_DAC	K24	VDDAN_11_CLK_2
Y22	VDDPL_33_ML	L22	VDDAN_11_CLK_3
L18	VDDAN_33_DAC	M22	VDDAN_11_CLK_4
D7	VDDPL_33_SSUSB_S	N21	VDDAN_11_CLK_5
AH29	VDDPL_33_PCIE	N22	VDDAN_11_CLK_6
AC28	VDDPL_33_SATA	P22	VDDAN_11_CLK_7
			VDDAN_11_CLK_8

Y21	VDDAN_11_PCIE_1	AA21	VDDAN_11_SATA_1
Y22	VDDAN_11_PCIE_2	AA22	VDDAN_11_SATA_2
Y22	VDDAN_11_PCIE_3	AA23	VDDAN_11_SATA_3
Y23	VDDAN_11_PCIE_4	AA24	VDDAN_11_SATA_4
Y23	VDDAN_11_PCIE_5	AA25	VDDAN_11_SATA_5
Y24	VDDAN_11_PCIE_6	AA26	VDDAN_11_SATA_6
Y25	VDDAN_11_PCIE_7	AA27	VDDAN_11_SATA_7
	VDDAN_11_PCIE_8	AA28	VDDAN_11_SATA_8
		AA29	VDDAN_11_SATA_9
		AA30	VDDAN_11_SATA_10

G7	VDDAN_33_USB_S_1	N18	VDDIO_33_S_1
H8	VDDAN_33_USB_S_2	L19	VDDIO_33_S_2
J8	VDDAN_33_USB_S_3	M18	VDDIO_33_S_3
K8	VDDAN_33_USB_S_4	V12	VDDIO_33_S_4
K9	VDDAN_33_USB_S_5	V13	VDDIO_33_S_5
M9	VDDAN_33_USB_S_6	Y12	VDDIO_33_S_6
M10	VDDAN_33_USB_S_7	Y13	VDDIO_33_S_7
N9	VDDAN_33_USB_S_8	W11	VDDIO_33_S_8
N10	VDDAN_33_USB_S_9		
M12	VDDAN_33_USB_S_10		
N12	VDDAN_33_USB_S_11		
M11	VDDAN_33_USB_S_12		

P16	VDDAN_11_SSUSB_S_1	G24	VDDXL_3_3V
M14	VDDAN_11_SSUSB_S_2	N20	VDDCR_11_1
P13	VDDAN_11_SSUSB_S_3	M20	VDDCR_11_2
P14	VDDAN_11_SSUSB_S_4	J24	VDDPL_11_SYS_S
P14	VDDAN_11_SSUSB_S_5		
N16	VDDCR_11_SSUSB_S_1	M8	VDDAN_33_HWM_S
N17	VDDCR_11_SSUSB_S_2		
P17	VDDCR_11_SSUSB_S_3		
M17	VDDCR_11_SSUSB_S_4		

M2 chipset need to connect to GND M3 remove

NOTE : LDO_CAP A11 stepping : C will install 1nf cap A12 stepping : C will let it to NC

VDDAN_33_USB_S : USB PHY PLL analog power

VDDAN_11_USB_S : USB PHY PLL analog power

VDDCR_11_USB_S : USB PHY core power

VDDAN_33_USB_S : USB PHY I/O analog power

VDDAN_11_USB_S : USB PHY I/O analog power

VDDCR_11_USB_S : USB PHY core power

M3 chipset need to stuff for support USB3.0

M2 chipset need to connect to GND M3 remove

if support Modem wake up should be change pull hi to S5 power

M3 chipset need to stuff for support USB3.0

1007mA for M3 902mA for M2

107mA for M3 902mA for M2

340mA

1088mA

1337mA

59mA

187mA


70mA

12mA

26mA

VGA power down when CRT no insert

VGA_PD is generated from FCH



Reserve for VDDAN_11_CLK Leakage current issue

VDDPL_11_SYS_S : System Clock Gen PLLs analog power

VDDAN_33_HWM_S -- Hardware monitor interface I/O power

if support USB 3.0 wake up should be change pull hi to S5 power

if support USB 3.0 wake up should be change pull hi to S5 power

if support USB 3.0 wake up should be change pull hi to S5 power


This circuit is for switch DAC and UMI analog power

32 mA Max

233 mA Max

PROJECT : R7X Quanta Computer Inc.


Size Custom Document Number FCH 4/5(POWER) Rev 1A
Date: Tuesday, March 12, 2013 Sheet 9 of 43



+3V	2,4,6,8,10,11,12,22,23,24,25,26,27,29,33
+1.1V	41
+3VS5	4,6,8,10,25,32,33,35,36,38,41,43
+1.1VS5	38,41
+12VALW	34,41,43

STRAPS PINS

OVERLAP COMMON PADS WHERE POSSIBLE FOR DUAL-OP RESISTORS.




REQUIRED STRAPS

	-----	PCI_CLK1	-----	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	EC_PWM2	CLK_RTC
PULL HIGH	-----	ALLOW PCIe Gen2 DEFAULT	-----	USE DEBUG STRAP	non_Fusion CLOCK MODE	AMD internal EC ENABLED	CLKGEN ENABLED DEFAULT	LPC ROM	S5 PLUS MODE DISABLED DEFAULT
PULL LOW	-----	FORCE PCIe Gen1	-----	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE DEFAULT	EC DISABLED DEFAULT	CLKGEN DISABLED	SPI ROM DEFAULT	S5 PLUS MODE ENABLED


DEBUG STRAPS

FCH has 15K Internal Pull Up for PCI_AD[27:23]






	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIe STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIe STRAPS	ENABLE PCI MEM BOOT

FCH PWRGD



PROJECT : R7X
Quanta Computer Inc.




Size Custom Document Number FCH 5/5(Strap &PWRGD) Rev 1A
Date: Tuesday, March 12, 2013 Sheet 10 of 43






- +3V 2,4,6,8,9,10,12,22,23,24,25,26,27,29,30,31,32,33,41,42,43
- +1.5V 2,4,22,23,27,32,38,41
- +3VPCU 7,25,30,32,33,34,35
- +1.5VSUS 2,3,4,5,12,40,41,43
- +0.75V_DDR_VTT 12,40

PROJECT : R7X
Quanta Computer Inc.

Size Custom	Document Number DDR3 DIMM0-STD (9.2H)	Rev 1A
Date: Tuesday, March 12, 2013 Sheet 11 of 43		



Place these Caps near So-Dimm1.




- +0.75V_DDR_VTT 11,40
- +1.5VSUS 2,3,4,5,11,40,41,43
- +3VPCU 7,25,30,32,33,34,35
- +3V 2,4,6,8,9,10,11,22,23,24,25,26,27,29,30,31,32,33,41,42,43

PROJECT : R7X
Quanta Computer Inc.

NB5

Size Custom Document Number **DDR3 DIMM1-STD (5.2H)** Rev 1A
 Date: Tuesday, March 12, 2013 Sheet 12 of 43




For Mars /Sun NC pin :
 N38, M37, M35, L36, L38, K37, K35, J36, J32,
 H37, H35, G36, G38, F37, F35, E37

FOR Mars / Sun NC pin :
 N33, N32, N30, N29, L33, L32, L30, L29, K33, K32,
 J33, J32, K30, K29, H33, H32

Mars/ Sun Only : Stuff Ra
 Do not install for Mars/ Sun, check AMD can del?
 Install 1k for Mars / Sun

	MARS/SUN	
Ra	1.69K	
Rb	n/a	
Rc	1K	

100MHz (+/-300ppm) input frequency,
 0-0.7V single-ended swing



2,4,6,8,9,10,11,12,22,23,24,25,26,27,29,30,31,32,33,41,42,43
 15,17,18,43 +3V +1.0V_VGA

PROJECT : R7X
Qanta Computer Inc.

Size Custom	Document Number SUN_PCIE_Interface	Rev 1A
Date: Tuesday, March 12, 2013 Sheet 13 of 43		

PS1 BIT1->BIT1 (Dx0)	Vendor	Vendor P/N	QCI P/N (TOP B/S)
011	Hynix	128Mx16 *4	H5TC2G63PFR-11C AKDSMG2TW02
100	Micron	128Mx16 *4	MT41J128M16JT-093G:K AKDSMGSTL16
101	Samsung	128Mx16 *4	X4W2G1646B-BC1A AKDSMGST534

Only for Test

PS1 BIT1->BIT1 (Dx0)	Vendor	Vendor P/N	QCI P/N
000	Hynix	256Mx16 *4	H5TC4G63AFR-11C AKDSPGTW07
001	Micron	256Mx16 *4	MT41J256M16HA-093G:E AKDSPESTL00
010	Samsung	256Mx16 *4	R4W4G1646B-HC1A AKDSPZDT500



Samsung 2GB VRAM	AKDSMGGT535	K4W2G1646B-BC1A
Samsung 4GB VRAM	AKDSPZDT501	K4W4G1646B-HC1A
Hynix 2GB VRAM	AKDSMZDTW03	H5TC2G63PFR-11C
Hynix 4GB VRAM	AKDSPGTW08	H5TC4G63AFR-11C
Micron 2G VRAM	AKDSMGSTL17	MT41J128M16JT-093G:K
Micron 4G VRAM	AKDSPZSTL01	MT41J256M16HA-093G:E

For Mars / Sun : AK1/AM/AR3/AR8/A08 : NC pin

For Mars / Sun : DP A to D Port: all NC pin

For Sun only : AD0 / AC22 / AC23 / AC24 / AC25 : NC pin

For Sun only : AP10 / AV11 / AT11 / AR12 / AM12 / AU12 / AP12 : NC pin



For SUN GPIO NC PIN : AJ19 / AJ19 / AJ24 / AJ4 / AJ14 / AJ24 / AJ26 / AJ24 / AJ20

Mars stuff

For Mars: R140, R124, C148

For Sun: R140, R124, C148


Thermal Solution (Close to GPU)



Main: AL000781039 G781-1P8(9Ah)
2nd: AL001412005 EMC1412-2-AC2L-TR(AH)

Reserve for Power Play

For Mars: Stuff Ra, Rc => VDDC 1.1V
For Thams: Stuff Ra, Rb, Na Rc => VDDC 1.0V



For Mars: AD17/ AE18 / AD15 : AVSSN to GND
For Sun: AD17/ AE18 / AD15 : NC pin

For Sun: R222/R224/R225 --> NC


For SUN NC PIN : AD34 / AE34 / AC3 / AC3 / AD19 / AE16

AP37/ AC36 / AC38 / AB34 /

For Mars / Sun: NC pin AL30, AM30, AL29, AM29, AN21, AM21, AK30, AK29

For Sun Only: NC pin AL27, AM27, AM20, AN20, AM26, AM26, AL19, AM19, AJ30, AJ31

- MLPS Implementation**
- Connect GPIO_26 to 10K pulldown to enable MLPS
 - If any of PS_0/1/2/3 is not used, leave "no connect"
 - R_pull, R_pd and C must be properly populated per tables below
 - Place MLPS circuit components as close to the ASIC as possible
 - Total DC resistance of traces between C and ground should be less than 2 ohms
 - Total DC resistance of traces between C and ground should be less than 2 ohms
 - Trace capacitance should be less than 100pF. Resistors should be of +/- 1% tolerance



Capacitor Lookup Table


C (nF)	0th(5A)
680	00
82	01
10	10
NC	11

Resistor Divider Lookup Table


R_Lo (Ohm)	R_Hi (Ohm)	Err(3,2,1)
NC	4750	000
8450	2000	001
4530	2000	010
6980	4990	011
4530	4990	100
3340	5630	101
3400	10000	110
4750	NC	111

PS_0[3:1]	romid[2:0]	Memory aperture size or ROM type select: If bios_rom_en = 0, romid[2:0] define memory aperture size If bios_rom_en = 1, romid[2:0] define ROM type	xxx	gpio_13 gpio_12 gpio_11
PS_0[4]	n/a	Reserved		genk_vsync
PS_1[1]	bif_gen0_en	PCIe Gen3 capability: 1=Gen3 supported, 0=Gen3 not supported	x	gpio_2
PS_1[2]	bif_clk_pm_en	PCIe Clk PM capability: 1 = CLKREQ supported	x	gpio_8
PS_1[3]	n/a	Reserved		genk_clk
PS_1[4]	tx_pwr_snb	PCIe Tx power savings: 0=50% swing, 1=full swing	x	gpio_0
PS_1[5]	tx_deemph_en	PCIe Tx de-emphasis: 1=Tx de-emphasis enabled	x	gpio_1
PS_2[1]	n/a	Reserved		n/a
PS_2[2]	n/a	Reserved		n/a
PS_2[3]	bios_rom_en	Enable external BIOS ROM: 1=External ROM connected	x	gpio_22
PS_2[4]	vga_dis	VGA disable: 1=Disable this GPU as the system's VGA controller	0	gpio_9
PS_2[5]	n/a	Reserved		n/a
PS_3[1]	MEM Vendor ID	MEM Vendor ID	0	n/a
PS_3[2]	MEM Vendor ID	MEM Vendor ID	0	n/a
PS_3[3]	MEM Vendor ID	MEM Vendor ID	0	n/a
PS_3[5]	aud_port_cp[2]	3-bit field indicating number of audio-capable display outputs	xxx	n/a
PS_3[4]	aud_port_cp[1]			
PS_3[0]	aud_port_cp[0]			

BITS => BIT1
PS0 => 11001
PS1 => 11001
PS2 => 00000
PS3 => 11011



PS1 BIT1->BIT1 (D)	ID	Memory Type	Configuration	Flow e Ctrl e Blank bits	Channel Size
000	0				
001	1				
010	2				
011	3				
100	4				
101	5				




PROJECT : R7X
Quanta Computer Inc.


Doc Number: SUN_Main & GND

Date: Tuesday, March 12, 2013 10:42 AM

For Mars/ Sun
Change La, Lb
Bead to 0 ohm





Memory Type	Configuration
DDR3	27-MHz (± 30 ppm) crystal connected to XTALIN/XTALOUT, or 27-MHz (1.8 V) oscillator connected to XTALIN.
GDDR5	27-MHz (3.3 V) oscillator connected to X0_IN, and 1.00-MHz (3.3 V) oscillator connected to X0_IN2. (By default, this clock should not be spread since internal spreading is used.)






Debug only,
For clock observation,
if not needed, DNI

route 50ohms
single-ended/
100ohms diff and keep short




	PROJECT : R7X Quanta Computer Inc.		Rev 1A	
	Size Custom	Document Number SUN_XTAL		Sheet 15 of 43
	Date: Tuesday, March 12, 2013			




CONFIGURATION STRAPS -- SEE EACH DATABOOK FOR STRAP DETAILS ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOS ARE USED, THEY MUST NOT CONFLICT DURING RESET				
STRAPS	MLPS	GPIO PIN	DESCRIPTION OF DEFAULT SETTINGS	Default Setting
MLPS_DISABLE	NA	GPIO_28_FDO	Enable MLPS, NA for Thames/Whistler/Seymour 0: Enable MLPS, disable GPIO PINSTRAP 1: Disable MLPS, enable GPIO PINSTRAP	0
TX_PWRS_ENB	PS_1[4]	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing 1: Full Tx output swing	1
TX_DEEMPH_EN	PS_1[5]	GPIO1	PCIe Transmitter De-emphasis Enable 0: Tx de-emphasis disabled 1: Tx de-emphasis enabled	1
BIF_GEN3_EN_A	PS_1[1]	GPIO2	PCIe Gen3 Enable (NOTE: RESERVED for Thames/Whistler/Seymour) 0: GEN3 not supported at power-on 1: GEN3 supported at power-on	1
BIF_VGA_DIS	PS_2[4]	GPIO9	VGA Control 0: VGA controller capacity enabled (for multi-GPU) 1: VGA controller capacity disabled	0
ROMIDCFG[2:0]	PS_0[3..1]	GPIO[13:11]	Serial ROM type or Memory Aperture Size Select If GPIO22 = 0, defines memory aperture size If GPIO22 = 1, defines ROM type 100 - 512kbit M25P05A (ST) 101 - 1Mbit M25P10A (ST) 102 - 2Mbit M25P20 (ST) 103 - 4Mbit M25P40 (ST) 104 - 8Mbit M25P80 (ST) 105 - 16Mbit M25P160 (Chingis) 106 - 32Mbit M25P320 (Chingis) 107 - 64Mbit M25P640 (Chingis) 108 - 128Mbit M25P1280 (Chingis) 109 - 256Mbit M25P2560 (Chingis) 110 - 512kbit Fm25LV512 (Chingis) 111 - 1Mbit Fm25LV010 (Chingis)	001
BIOS_ROM_EN	PS_2[3]	GPIO22	Enable external BIOS ROM device 0: Disabled 1: Enabled	0
AUD[1] AUD[0]	NA NA	HSYNC VSYNC	00 - No audio function 01 - Audio for DP only 10 - Audio for DP and HDMI if dongle is detected 11 - Audio for both DP and HDMI HDMI must only be enabled on systems that are legally entitled. It is the responsibility of the system designer to ensure that the system is entitled to support this feature.	XX
CEC_DIS	PS_0[4]	GENLK_VSYNCO	Enable CEC function. Reserved for Thames/Whistler/Seymour 0: Disabled 1: Enabled Reserve for future ASIC	1
RESERVED RESERVED RESERVED RESERVED	PS_1[3] PS_1[2] NA NA	GENLK_CLK GPIO8 GPIO21 GENERICCC	NOTE- ALLOW FOR PULLUP PADS FOR THE RESERVED STRAPS BUT DO NOT INSTALL RESISTOR IF THESE GPIOs ARE USED, THEY MUST KEEP LOW AND NOT CONFLICT DURING RESET Reserved Reserved Reserved Reserved (for Thames/Whistler/Seymour only)	0 0 0 0
AUD_PORT_CONN_PINSTRAP[2] AUD_PORT_CONN_PINSTRAP[1] AUD_PORT_CONN_PINSTRAP[0]	PS_3[5] PS_3[4] PS_0[5]	NA NA NA	STRAPS TO INDICATE THE NUMBER OF AUDIO CAPABLE DISPLAY OUTPUTS 111 = 0 usable endpoints 110 = 1 usable endpoints 101 = 2 usable endpoints 100 = 3 usable endpoints 011 = 4 usable endpoints 010 = 5 usable endpoints 001 = 6 usable endpoints 000 = all endpoints are usable	111

Power Up/Down Sequence



	PROJECT : R7X Quanta Computer Inc.		Rev 1A	
	Size Custom	Document Number SUN_LVDS / STRAP		Date: Tuesday, March 12, 2013 Sheet 16 of 43



Support BACO Mode


Notel. 1. No BACO Support :BIF_VDDC shorts with VDDC (Install Ra)

2. BACO Support: Refer to the BACO reference schematics/Application note for detail about BIF_VDDC Rail if BACO is Supported (Uninstall Ra)


PX_EN = 0, for Normal Operation
PX_EN = 1, for BACO MODE

	PROJECT : R7X Quanta Computer Inc.	
	Site Custom Document Number SUN_Power & BACO	Rev 1A
	Date: Tuesday, March 12, 2013 Sheet 17 of 43	

19,20,21,43	+1.5V_VGA
13,15,18,43	+1.0V_VGA
14,15,18,25,43	+1.8V_VGA
43	+3V_VGA
42,43	+VGA_CORE



PROJECT : R7X
Quanta Computer Inc.








PROJECT : R7X
Quanta Computer Inc.

NBS Size Custom Document Number **SUN_MEM_Interface** Rev 1A

Date: Tuesday, March 12, 2013 | Sheet 19 of 43





CHANNEL A: 256MB/512MB DDR3




Vendor	QCI PN	B/S PN
Hynix (2G)	AKD5MZDTW03	AKD5MZDTW02
Micron (2G)	AKD5MGSTL17	AKD5MGSTL16
SAMSUNG (2G)	AKD5MGGT535	AKD5MGGT534

For Test

Vendor	QCI PN	B/S PN
Hynix (4G)	AKD5PGTW08	AKD5PGTW07
Micron (4G)	AKD5PZSTL01	AKD5PZSTL00
SAMSUNG (4G)	AKD5PZDT501	AKD5PZDT500



CHANNEL B: 256MB/512MB DDR3












PROJECT : R7X
Quanta Computer Inc.

Rev 1A

Document Number: VRAM-B (DDR3 BA9A)





Date: Tuesday, March 12, 2013

Sheet 21 of 43






	PROJECT : R7X Quanta Computer Inc.		
	Size Custom	Document Number LVDS converter RTD2136	Rev 1A
	Date: Tuesday, March 12, 2013		Sheet 22 of 43






LID Switch




AL005243001 GMT:GS243AT11U
AL002821000 BCD:AP2821KTR-G1



Please note that 2011 camera is +3V a We do not need to use 5V -> 3.95V regulator!






2,4,6,8,9,10,11,12,22,24,25,26,27,29,30,31,32,33,41,42,43
6,24,25,26,27,30,31,32,41
34,35,36,37,39,40,41,42,43
7,25,30,32,33,34,35



CRT PORT

SI change to 47Ω bead, BLM18BA470SN1D for solve CRT rise/fall time issue



HOLE

HOLE

FAN hole

PCH BKT


CPU BKT

VGA BKT

Nut PN: MBBU2005010

THERMAL BKT

KB lock



SI add


MV add




PROJECT : R7X
Quanta Computer Inc.

Size Custom	Document Number CRT_Hole	Rev 1A
Date: Tuesday, March 12, 2013		Sheet 24 of 43


Green CLK Circuitry



PV add





DISCRETE HDMI I2C SELECT Close to HDMI Connector



EMI request


C_TX2_HDMI+	R265	120F_4	C_TX2_HDMI-
C_TX1_HDMI+	R249	120F_4	C_TX1_HDMI-
C_TX0_HDMI+	R272	120F_4	C_TX0_HDMI-
C_TXC_HDMI+	R242	120F_4	C_TXC_HDMI-






SP1	SD D1	MS D1
SP2	SD D0	MS D0
SP3	SD CLK	MS D0
SP4	SD CMD	MS D2
SP5	SD D3	MS D3
SP6	SD D2	MS CLK
SP7	SD_WP	MS_BS



Share Pin



SD / MMC CARD READER



















Touch Screen Connector



PROJECT : R7X
Quanta Computer Inc.

Size Custom	Document Number RTS5229 & CR SOCKET	Rev 1A
----------------	---	-----------

Date: Tuesday, March 12, 2013 | Sheet 26 of 43





PROJECT : R7X
Quanta Computer Inc.


NB5 **Document Number**
Azalla ALC3227


Size Custom Date: Tuesday, March 12, 2013 Sheet 27 of 43 Rev 1A

USB3.0 X 2/USB2.0 COMBO




COMBO JACK




 <p>NB5</p>	<p>PROJECT : R7X Quanta Computer Inc.</p>		<p>Rev 1A</p>
	<p>Size Custom</p>	<p>Document Number USB/Audio Jack</p>	

SI reserve for ESD

For EMI 0 ~ 22 ohm



Trace < 30 mil
Width > 60 mil




For GbE
Stuff La, Ca, Cb

For 10/100
NA: La, Ca, Cb

For GbE
* Place Cc, Cd, Ce, Cf
close to each VDD10 pin-- 3, 8, 22, 30

For 10/100 NA Ce, Cf
* Place Cc, Cd
close to each VDD10 pin-- 8, 30 only,




For GbE
* Place Cg close to each VDD10 pin-- 22 (reserve)

For 10/100
* Place Cf close to each VDD10 pin-- 30 (reserve)

For 10/100
* Stuff Ce and Cf only, close to each VDD33 pin-- 23, 32

For GIGA
* Stuff Ca and Cb only, close to each VDD33 pin-- 11, 32




* Place Cc and Cd close to each VDD33 pin-- 23, 32

For GIGA
Stuff Cc, Cd

For 10/100
NA: Cc, Cd


Remove For Not Using SWR mode

2,4,6,8,9,10,11,12,22,23,24,25,26,27,30,31,32,33,41,42,43
25,41



if ISOLATEB pin
pull-low, the LAN
chip will not drive
it's PCI-E outputs
(excluding
PCI_E_WAKE# pin)





LAN conn & Right SIDE USBX1






PROJECT : R7X
Quanta Computer Inc.

Size Custom Document Number
NB5 RTL 8105E/RJ45 Rev 1A
Date: Tuesday, March 12, 2013 Sheet 29 of 43


KEYBOARD Con.





KEYBOARD PULL-UP




POWER BOTTON CONNECT




TOUCH PAD Con.




PROJECT : R7X
Quanta Computer Inc.






CPU FAN







SATA HDD CONNECTOR



SATA ODD CONNECTOR




Mini PCI-E Card 1 WLAN



- 2,4,22,23,27,38,41 +1.5V
- 2,4,6,8,9,10,11,12,22,23,24,25,26,27,29,30,31,33,41,42,43 +3V
- 7,25,30,33,34,35 +3VPCU
- 8,24,25,26,27,30,31,41 +5V

Accelerometer Sensor

PV change to shortpad




PROJECT : R7X
Quanta Computer Inc.


Size Custom Document Number **MINI PCI-E CONN & G-sensor** Rev 1A

Date: Tuesday, March 12, 2013 Sheet 32 of 43

Smart adapter Type check




DGPU Thermal protect




Vender	Size	P/N
AMIC	4M	AKE39ZN0800
EON	4M	AKE39ZN0Q03
WINBOND	4M	AKE39FN0N01
Socket		DFHS08FS023


4M SPI EC ROM



128K byte SPI EC ROM



Adapter select



Platform model	GPIO42	adapter
SG/DIS	High	90W
UMA	Low	65W





PROJECT : R7X
Quanta Computer Inc.



2,4,6,8,9,10,11,12,22,23,24,25,26,27,29,30,31,32,41,42,43
7,25,30,32,34,35
34,35,36

0V


ITE pin 100 , 104 , 106 default can not pull up to +3VPCU it will cause chip into test mode



IT8528E/HX





IO Thrm Protect



For 65 degree, 1.8v limit, (SW)

For 75 degree, 1.2v limit, (HW)



For +VIN noise

For GPU thermal
for Battery charge/discharge
for CPU thermal


Add G-sensor SMBUS signal


PV , change to short pad

from power button



pv change to shortpad


DB reserve for BIOS test





 NB5	PROJECT : R7X Quanta Computer Inc.	Document Number Charger (BQ24728)	Rev 1A
	Date: Tuesday, March 12, 2013	Sheet 34 of 43	

DC/DC +3VS5/+5VS5




 <p>NB5</p>	<p>PROJECT : R7X Quanta Computer Inc.</p>		<p>Rev 1A</p>
	<p>Size Custom</p>	<p>Document Number 3/5VS5 (NB670/NB671)</p>	<p>Date: Tuesday, March 12, 2013</p>





+VIN	23,34,35,37,39,40,41,42,43
+2.5V	5
+3VS5	4,6,8,9,10,25,32,33,35,38,41,43
+5VS5	28,29,35,37,38,39,40,41,42,43
+1.1VS5	9,41
+5VPCU	34,35

	PROJECT : R7X		Rev 1A
	Quanta Computer Inc.		
Size Custom	Document Number +1.1VS5 (AOZ1237)/2.5V		
Date: Tuesday, March 12, 2013	Sheet 36	of 43	




+1.2V Volt +/- 5%
Countinue current:4A
Peak current:6A
OCP minimum:7.5A

 NB5	PROJECT : R7X Quanta Computer Inc.		Rev
	Size Custom Document Number +1.2V (AOZ1237)	Date: Tuesday, March 12, 2013 Sheet 37 of 43	Rev 1A






PROJECT : R7X
Quanta Computer Inc.


Size Custom	Document Number CPU Core1 (ISL6277)	Rev 1A
Date: Tuesday, March 12, 2013		Sheet 38 of 43





CPU CORE Volt
 Countine current:36A
 Peak current:50A
 OCP minimum:60A




VDDNB Volt
 Countine current:25A
 Peak current:33A
 OCP minimum:40A



 NB5	PROJECT : R7X		Rev 1A
	Document Number CPU Core2 (ISL6208)		
Date: Tuesday, March 12, 2013		Sheet 39 of 43	



+3V	2,4,6,8,9,10,11,12,22,23,24,25,26,27,29,30,31,32,33,42,43
+5V	8,24,25,26,27,30,31,32
+VIN	23,34,35,36,37,39,40,42,43
+1.1V	9
+VAD	34
+3VS5	4,6,8,9,10,25,32,33,35,36,38,43
+5VS5	28,29,35,36,37,38,39,40,42,43
+1.1VS5	9,36
+3VSUS	30
+12VALW	9,34,43
+1.5VSUS	2,3,4,5,11,12,40,43
+3VLNVCC	25,29



	PROJECT : R7X		Rev 1A
	Quanta Computer Inc.		
Size Custom	Document Number Dis-charge IC (SLG55448V)	Date: Tuesday, March 12, 2013	
Sheet 41 of 43			

VGA Core

+VGA_CORE 17.43

42


GPIO10 GPIO12 GPIO16 GPIO20 GPIO15 Mars XT

PWRCNTL5	PWRCNTL4	PWRCNTL3	PWRCNTL2	PWRCNTL1	V-CORE
0	1	1	1	1	1.125V
1	0	0	0	0	1.100V
1	0	0	0	1	1.075V
1	0	0	1	0	1.050V
1	0	0	1	1	1.025V
1	0	1	0	0	1.000V
1	0	1	0	1	0.975V
1	0	1	1	0	0.950V
1	0	1	1	1	0.925V
1	1	0	0	0	0.900V
1	1	0	1	0	0.875V
1	1	0	1	1	0.850V
1	1	1	0	0	0.825V
1	1	1	0	1	0.800V

Default

Mars (25W)

+VGA_CORE
 Continue current: 25A
 Peak current: 30A
 OCP minimum: 33A
 L-L: 0mV/A




This NTC Close to Phase 1 MOSFET

Close to Phase 1 Inductor

Shortest the net trace





<p>NB5</p>	<p>PROJECT : R7X Quanta Computer Inc.</p>		
	<p>Size: Custom</p>	<p>Document Number: +VGA_CORE (NCP3218G)</p>	<p>Rev: 1A</p>
	<p>Date: Tuesday, March 12, 2013</p>	<p>Sheet: 42 of 43</p>	

+0.95V +/- 3%
Countinue current:2A
Peak current:3A
OCP minimum:4A



R2 Value	P/N	1.0V_VGA
10K	CS31002FB26	1.0V
11.3K	CS31132FB07	0.95V

1.8V +/- 3%
Countinue current:2A
Peak current:3A
OCP minimum:4A



- +3V_VGA 17
- +1.0V_VGA 13,15,17,18
- +12V_VALW 9,34,41
- +1.8V_VGA 14,15,17,18,25

PROJECT : R7X
Quanta Computer Inc.

Size Custom Document Number **+1.0V_VGA/1.8V_VGA/3V_VGA** Rev **1A**

Date: Tuesday, March 12, 2013 Sheet 43 of 43